1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#include "../include/BiF_Definitions.cl"
#include "../../Headers/spirv.h"
#include "../ExternalLibraries/libclc/trig.cl"
#include "../IMF/FP32/sin_s_la.cl"
#include "../IMF/FP32/sin_s_noLUT.cl"
#if defined(cl_khr_fp64)
#include "../IMF/FP64/sin_d_la.cl"
#endif // defined(cl_khr_fp64)
static INLINE float __intel_sin_f32( float x, bool doFast )
{
if(__FastRelaxedMath && (!__APIRS) && doFast)
{
return SPIRV_OCL_BUILTIN(native_sin, _f32, )(x);
}
else
{
if(__UseMathWithLUT)
{
return __ocl_svml_sinf(x);
}
else
{
float abs_float = SPIRV_OCL_BUILTIN(fabs, _f32, )(x);
if( abs_float > 10000.0f )
{
return libclc_sin_f32(x);
}
else
{
return __ocl_svml_sinf_noLUT(x);
}
}
}
}
INLINE float SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(sin, _f32, )( float x )
{
return __intel_sin_f32(x, true);
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARG_LOOP( sin, float, float, f32 )
#if defined(cl_khr_fp64)
INLINE double SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(sin, _f64, )( double x )
{
return __ocl_svml_sin(x);
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARG_LOOP( sin, double, double, f64 )
#endif // defined(cl_khr_fp64)
#if defined(cl_khr_fp16)
INLINE half SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(sin, _f16, )( half x )
{
return (half)SPIRV_OCL_BUILTIN(sin, _f32, )((float)x);
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARG_LOOP( sin, half, half, f16 )
#endif // defined(cl_khr_fp16)
|
