1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#include "../include/BiF_Definitions.cl"
#include "../../Headers/spirv.h"
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_2ARGS( native_powr, float, float, f32 )
#if defined(cl_khr_fp64)
INLINE double SPIRV_OVERLOADABLE SPIRV_OCL_BUILTIN(native_powr, _f64_f64, )( double x, double y )
{
return SPIRV_OCL_BUILTIN(native_powr, _f32_f32, )((float)x, (float)y);
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_2ARGS( native_powr, double, double, f64 )
#endif // defined(cl_khr_fp64)
#if defined(cl_khr_fp16)
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_2ARGS( native_powr, half, half, f16 )
#endif // defined(cl_khr_fp16)
|
