1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#include "../include/BiF_Definitions.cl"
INLINE int OVERLOADABLE signbit( float x )
{
return as_int( x ) & FLOAT_SIGN_MASK ? 1 : 0;
}
static INLINE int OVERLOADABLE __intel_vector_signbit_helper( float x )
{
return as_int( x ) & FLOAT_SIGN_MASK ? -1 : 0;
}
GENERATE_VECTOR_FUNCTIONS_1ARG_EXPLICIT( signbit, __intel_vector_signbit_helper, int, float )
#if defined(cl_khr_fp64)
INLINE int OVERLOADABLE signbit( double x )
{
return as_long( x ) & DOUBLE_SIGN_MASK ? 1 : 0;
}
static INLINE long OVERLOADABLE __intel_vector_signbit_helper( double x )
{
return as_long( x ) & DOUBLE_SIGN_MASK ? -1 : 0;
}
GENERATE_VECTOR_FUNCTIONS_1ARG_EXPLICIT( signbit, __intel_vector_signbit_helper, long, double )
#endif // defined(cl_khr_fp64)
#if defined(cl_khr_fp16)
INLINE int OVERLOADABLE signbit( half x )
{
return as_short( x ) & HALF_SIGN_MASK ? 1 : 0;
}
static INLINE short OVERLOADABLE __intel_vector_signbit_helper( half x )
{
return as_short( x ) & HALF_SIGN_MASK ? -1 : 0;
}
GENERATE_VECTOR_FUNCTIONS_1ARG_EXPLICIT( signbit, __intel_vector_signbit_helper, short, half )
#endif // defined(cl_khr_fp16)
|
