1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#include "../include/BiF_Definitions.cl"
#include "spirv.h"
INLINE
int OVERLOADABLE mul24( int x,
int y )
{
return SPIRV_OCL_BUILTIN(s_mul24, _i32_i32, )( x, y );
}
INLINE
int2 OVERLOADABLE mul24( int2 x,
int2 y )
{
return SPIRV_OCL_BUILTIN(s_mul24, _v2i32_v2i32, )( x, y );
}
INLINE
int3 OVERLOADABLE mul24( int3 x,
int3 y )
{
return SPIRV_OCL_BUILTIN(s_mul24, _v3i32_v3i32, )( x, y );
}
INLINE
int4 OVERLOADABLE mul24( int4 x,
int4 y )
{
return SPIRV_OCL_BUILTIN(s_mul24, _v4i32_v4i32, )( x, y );
}
INLINE
int8 OVERLOADABLE mul24( int8 x,
int8 y )
{
return SPIRV_OCL_BUILTIN(s_mul24, _v8i32_v8i32, )( x, y );
}
INLINE
int16 OVERLOADABLE mul24( int16 x,
int16 y )
{
return SPIRV_OCL_BUILTIN(s_mul24, _v16i32_v16i32, )( x, y );
}
INLINE
uint OVERLOADABLE mul24( uint x,
uint y )
{
return SPIRV_OCL_BUILTIN(u_mul24, _i32_i32, )( x, y );
}
INLINE
uint2 OVERLOADABLE mul24( uint2 x,
uint2 y )
{
return SPIRV_OCL_BUILTIN(u_mul24, _v2i32_v2i32, )( x, y );
}
INLINE
uint3 OVERLOADABLE mul24( uint3 x,
uint3 y )
{
return SPIRV_OCL_BUILTIN(u_mul24, _v3i32_v3i32, )( x, y );
}
INLINE
uint4 OVERLOADABLE mul24( uint4 x,
uint4 y )
{
return SPIRV_OCL_BUILTIN(u_mul24, _v4i32_v4i32, )( x, y );
}
INLINE
uint8 OVERLOADABLE mul24( uint8 x,
uint8 y )
{
return SPIRV_OCL_BUILTIN(u_mul24, _v8i32_v8i32, )( x, y );
}
INLINE
uint16 OVERLOADABLE mul24( uint16 x,
uint16 y )
{
return SPIRV_OCL_BUILTIN(u_mul24, _v16i32_v16i32, )( x, y );
}
|
