1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2020-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
//===----------------------------------------------------------------------===//
///
/// This pass will convert all load and store instructions that have 64-bit
/// elements (whether scalar or vector) to vectors of dwords. This is meant
/// to be run immediately prior to MemOpt to aid vectorization of values
/// with different types.
///
/// For example:
///
/// %x = load i64, i64 addrspace(1)* %"&x"
/// ===>
/// %7 = bitcast i64 addrspace(1)* %"&x" to <2 x i32> addrspace(1)*
/// 8 = load <2 x i32>, <2 x i32> addrspace(1)* %7
/// %9 = bitcast <2 x i32> %8 to i64
///
//===----------------------------------------------------------------------===//
#include "Compiler/IGCPassSupport.h"
#include "Compiler/CodeGenPublicEnums.h"
#include "Compiler/CodeGenPublic.h"
#include "AdaptorCommon/RayTracing/RTBuilder.h"
#include "PrepareLoadsStoresUtils.h"
#include "common/LLVMWarningsPush.hpp"
#include "llvmWrapper/Support/Alignment.h"
#include <llvm/IR/IRBuilder.h>
#include <llvm/IR/InstIterator.h>
#include "common/LLVMWarningsPop.hpp"
using namespace llvm;
using namespace IGC;
using IGCLLVM::getAlign;
class PrepareLoadsStoresPass : public FunctionPass
{
public:
PrepareLoadsStoresPass() : FunctionPass(ID)
{
initializePrepareLoadsStoresPassPass(*PassRegistry::getPassRegistry());
}
bool runOnFunction(Function &F) override;
StringRef getPassName() const override
{
return "PrepareLoadsStoresPass";
}
void getAnalysisUsage(llvm::AnalysisUsage &AU) const override
{
AU.setPreservesCFG();
AU.addRequired<CodeGenContextWrapper>();
}
static char ID;
private:
Optional<uint32_t> RTAsyncStackAddrSpace;
Optional<uint32_t> RTSyncStackAddrSpace;
Optional<uint32_t> SWStackAddrSpace;
bool shouldSplit(uint32_t AddrSpace) const;
};
char PrepareLoadsStoresPass::ID = 0;
// Register pass to igc-opt
#define PASS_FLAG "prepare-loads-stores"
#define PASS_DESCRIPTION "Swizzles load/store types to be more amenable to MemOpt"
#define PASS_CFG_ONLY false
#define PASS_ANALYSIS false
IGC_INITIALIZE_PASS_BEGIN(PrepareLoadsStoresPass, PASS_FLAG, PASS_DESCRIPTION, PASS_CFG_ONLY, PASS_ANALYSIS)
IGC_INITIALIZE_PASS_DEPENDENCY(CodeGenContextWrapper)
IGC_INITIALIZE_PASS_END(PrepareLoadsStoresPass, PASS_FLAG, PASS_DESCRIPTION, PASS_CFG_ONLY, PASS_ANALYSIS)
bool PrepareLoadsStoresPass::shouldSplit(uint32_t AddrSpace) const
{
return (AddrSpace == ADDRESS_SPACE_GLOBAL ||
AddrSpace == RTAsyncStackAddrSpace ||
AddrSpace == RTSyncStackAddrSpace ||
AddrSpace == SWStackAddrSpace);
}
bool PrepareLoadsStoresPass::runOnFunction(Function &F)
{
auto *Ctx = getAnalysis<CodeGenContextWrapper>().getCodeGenContext();
auto& rtInfo = Ctx->getModuleMetaData()->rtInfo;
if (rtInfo.RTAsyncStackSurfaceStateOffset)
{
RTAsyncStackAddrSpace =
RTBuilder::getRTAsyncStackStatefulAddrSpace(*Ctx->getModuleMetaData());
}
if (rtInfo.SWStackSurfaceStateOffset)
{
SWStackAddrSpace =
RTBuilder::getSWStackStatefulAddrSpace(*Ctx->getModuleMetaData());
}
if (rtInfo.RTSyncStackSurfaceStateOffset)
{
RTSyncStackAddrSpace =
RTBuilder::getRTSyncStackStatefulAddrSpace(*Ctx->getModuleMetaData());
}
bool Changed = false;
auto& DL = F.getParent()->getDataLayout();
IRBuilder<> IRB(F.getContext());
for (auto II = inst_begin(&F), EI = inst_end(&F); II != EI; /* empty */)
{
auto* I = &*II++;
if (auto * LI = dyn_cast<LoadInst>(I))
{
auto* PtrTy = LI->getPointerOperandType();
if (!shouldSplit(PtrTy->getPointerAddressSpace()))
continue;
IRB.SetInsertPoint(LI);
if (auto [NewVal, _] = expand64BitLoad(IRB, DL, LI); NewVal)
{
Changed = true;
NewVal->takeName(LI);
LI->replaceAllUsesWith(NewVal);
LI->eraseFromParent();
}
}
else if (auto * SI = dyn_cast<StoreInst>(I))
{
auto* PtrTy = SI->getPointerOperandType();
if (!shouldSplit(PtrTy->getPointerAddressSpace()))
continue;
IRB.SetInsertPoint(SI);
if (expand64BitStore(IRB, DL, SI))
{
Changed = true;
SI->eraseFromParent();
}
}
}
return Changed;
}
namespace IGC
{
Pass* createPrepareLoadsStoresPass(void)
{
return new PrepareLoadsStoresPass();
}
} // namespace IGC
|
