1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#pragma once
#include "common/LLVMWarningsPush.hpp"
#include <llvm/Pass.h>
#include <llvm/Analysis/LoopInfo.h>
#include <llvm/Analysis/PostDominators.h>
#include <llvm/IR/Dominators.h>
#include <llvm/IR/Instructions.h>
#include "common/LLVMWarningsPop.hpp"
namespace IGC
{
class CShader;
/// @brief sort basic blocks into topological order
/// Arbitrary reverse postorder is not sufficient.
/// Whenever it is possible, we want to layout blocks in such way
/// that the vIsa Jitter can recognize the control-flow structures
class Layout : public llvm::FunctionPass
{
public:
static char ID;
Layout();
virtual void getAnalysisUsage(llvm::AnalysisUsage& AU) const override;
/// @brief Provides name of pass
virtual llvm::StringRef getPassName() const override {
return "Layout";
}
virtual bool runOnFunction(llvm::Function& func) override;
private:
llvm::BasicBlock* getLastReturnBlock(llvm::Function& Func);
void LayoutBlocks(llvm::Function& func, llvm::LoopInfo& LI);
void LayoutBlocks(llvm::Function& func);
llvm::BasicBlock* selectSucc(
llvm::BasicBlock* CurrBlk,
bool SelectNoInstBlk,
const llvm::LoopInfo& LI,
const std::set<llvm::BasicBlock*>& VisitSet);
bool isAtomicWrite(llvm::Instruction* inst, bool onlyLocalMem);
bool isAtomicRead(llvm::Instruction* inst, bool onlyLocalMem);
llvm::Value* getMemoryOperand(llvm::Instruction* inst, bool onlyLocalMem);
bool isReturnBlock(llvm::BasicBlock* bb);
bool tryMovingWrite(llvm::Instruction* write, llvm::Loop* loop, llvm::LoopInfo& LI);
void moveAtomicWrites2Loop(llvm::Function& func, llvm::LoopInfo& LI, bool onlyLocalMem);
llvm::PostDominatorTree* m_PDT;
llvm::DominatorTree* m_DT;
};
}
|
