1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2022 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; RUN: igc_opt -igc-custom-unsafe-opt-pass -S %s -o %t.ll
; RUN: FileCheck %s --input-file=%t.ll
define void @test_half(half %x) #0 {
entry:
%0 = bitcast half %x to i16
%xor = xor i16 %0, -32768
%1 = bitcast i16 %xor to half
ret void
}
; CHECK-LABEL: define void @test_half
; CHECK-NOT: xor
; CHECK: %0 = fsub half 0xH0000, %x
define void @test_float(float %x) #0 {
entry:
%0 = bitcast float %x to i32
%xor = xor i32 %0, -2147483648
%1 = bitcast i32 %xor to float
ret void
}
; CHECK-LABEL: define void @test_float
; CHECK-NOT: xor
; CHECK: %0 = fsub float 0.000000e+00, %x
define void @test_double(double %x) #0 {
entry:
%0 = bitcast double %x to i64
%xor = xor i64 %0, -9223372036854775808
%1 = bitcast i64 %xor to double
ret void
}
; CHECK-LABEL: define void @test_double
; CHECK-NOT: xor
; CHECK: %0 = fsub double 0.000000e+00, %x
!IGCMetadata = !{!0}
!0 = !{!"ModuleMD", !1}
!1 = !{!"compOpt", !2}
!2 = !{!"FastRelaxedMath", i1 true}
|
