1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2022 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
;
; RUN: igc_opt --igc-sub-group-func-resolution -S < %s | FileCheck %s
; ------------------------------------------------
; SubGroupFuncsResolution
; ------------------------------------------------
; This test checks that SubGroupFuncsResolution pass follows
; 'How to Update Debug Info' llvm guideline.
;
; And was reduced from ocl test kernel:
;
; __kernel void test_shuf(global int *dst, int src)
; {
; int shuf = intel_sub_group_shuffle(src, 0);
; dst[0] = shuf;
; }
;
; ------------------------------------------------
;
; intel_sub_group_shuffle transformation
; Sanity check:
; CHECK: @test_shuf{{.*}} !dbg [[SCOPE:![0-9]*]]
; CHECK: dbg.declare{{.*}} addrspace
; CHECK-SAME: metadata [[DST_MD:![0-9]*]]
; CHECK-SAME: !dbg [[DST_LOC:![0-9]*]]
; CHECK: dbg.declare{{.*}} i32*
; CHECK-SAME: metadata [[SRC_MD:![0-9]*]]
; CHECK-SAME: !dbg [[SRC_LOC:![0-9]*]]
; CHECK: dbg.declare{{.*}} i32*
; CHECK-SAME: metadata [[SHUF_MD:![0-9]*]]
; CHECK-SAME: !dbg [[SHUF_LOC:![0-9]*]]
;
; Check that call line is not lost
; CHECK-DAG: store i32 [[SHUF_V:%[A-z0-9.]*]], {{.*}}, !dbg [[SHUF_LOC]]
; CHECK-DAG: [[SHUF_V]] = {{.*}}, !dbg [[CALL_LOC:![0-9]*]]
; CHECK: store i32 {{.*}}, i32 addrspace{{.*}}, !dbg [[DST_STORE_LOC:![0-9]*]]
define spir_kernel void @test_shuf(i32 addrspace(1)* %dst, i32 %src) #0 !dbg !6 {
entry:
%dst.addr = alloca i32 addrspace(1)*, align 8
%src.addr = alloca i32, align 4
%shuf = alloca i32, align 4
store i32 addrspace(1)* %dst, i32 addrspace(1)** %dst.addr, align 8
call void @llvm.dbg.declare(metadata i32 addrspace(1)** %dst.addr, metadata !13, metadata !DIExpression()), !dbg !14
store i32 %src, i32* %src.addr, align 4
call void @llvm.dbg.declare(metadata i32* %src.addr, metadata !15, metadata !DIExpression()), !dbg !16
call void @llvm.dbg.declare(metadata i32* %shuf, metadata !17, metadata !DIExpression()), !dbg !18
%0 = load i32, i32* %src.addr, align 4, !dbg !19
%call.i.i = call spir_func i32 @__builtin_IB_simd_shuffle(i32 %0, i32 0), !dbg !20
store i32 %call.i.i, i32* %shuf, align 4, !dbg !18
%1 = load i32, i32* %shuf, align 4, !dbg !21
%2 = load i32 addrspace(1)*, i32 addrspace(1)** %dst.addr, align 8, !dbg !22
%arrayidx = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 0, !dbg !22
store i32 %1, i32 addrspace(1)* %arrayidx, align 4, !dbg !23
ret void, !dbg !24
}
; Check MD:
; CHECK-DAG: [[FILE:![0-9]*]] = !DIFile(filename: "subgroup_shuffle.ll", directory: "/")
; CHECK-DAG: [[SCOPE]] = distinct !DISubprogram(name: "test_shuf", scope: null, file: [[FILE]], line: 1
; CHECK-DAG: [[DST_LOC]] = !DILocation(line: 1, column: 37, scope: [[SCOPE]])
; CHECK-DAG: [[DST_MD]] = !DILocalVariable(name: "dst", arg: 1, scope: [[SCOPE]], file: [[FILE]], line: 1
; CHECK-DAG: [[SRC_LOC]] = !DILocation(line: 1, column: 46, scope: [[SCOPE]])
; CHECK-DAG: [[SRC_MD]] = !DILocalVariable(name: "src", arg: 2, scope: [[SCOPE]], file: [[FILE]], line: 1
; CHECK-DAG: [[SHUF_LOC]] = !DILocation(line: 3, column: 9, scope: [[SCOPE]])
; CHECK-DAG: [[SHUF_MD]] = !DILocalVariable(name: "shuf", scope: [[SCOPE]], file: [[FILE]], line: 3
; CHECK-DAG: [[CALL_LOC]] = !DILocation(line: 3, column: 16, scope: [[SCOPE]])
; CHECK-DAG: [[DST_STORE_LOC]] = !DILocation(line: 4, column: 12, scope: [[SCOPE]])
; Function Attrs: nounwind readnone speculatable
declare void @llvm.dbg.declare(metadata, metadata, metadata) #1
; Function Attrs: convergent
declare spir_func i32 @__builtin_IB_simd_shuffle(i32, i32) local_unnamed_addr #2
attributes #0 = { convergent noinline nounwind optnone }
attributes #1 = { nounwind readnone speculatable }
attributes #2 = { convergent }
!llvm.dbg.cu = !{!0}
!llvm.module.flags = !{!3, !4, !5}
!igc.functions = !{}
!0 = distinct !DICompileUnit(language: DW_LANG_C99, file: !1, producer: "spirv", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !2)
!1 = !DIFile(filename: "<stdin>", directory: "/")
!2 = !{}
!3 = !{i32 2, !"Dwarf Version", i32 4}
!4 = !{i32 2, !"Debug Info Version", i32 3}
!5 = !{i32 1, !"wchar_size", i32 4}
!6 = distinct !DISubprogram(name: "test_shuf", scope: null, file: !7, line: 1, type: !8, flags: DIFlagPrototyped, unit: !0, templateParams: !2, retainedNodes: !2)
!7 = !DIFile(filename: "subgroup_shuffle.ll", directory: "/")
!8 = !DISubroutineType(types: !9)
!9 = !{!10, !11, !12}
!10 = !DIBasicType(name: "int", size: 4)
!11 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12, size: 64)
!12 = !DIBasicType(name: "int", size: 32, encoding: DW_ATE_signed)
!13 = !DILocalVariable(name: "dst", arg: 1, scope: !6, file: !7, line: 1, type: !11)
!14 = !DILocation(line: 1, column: 37, scope: !6)
!15 = !DILocalVariable(name: "src", arg: 2, scope: !6, file: !7, line: 1, type: !12)
!16 = !DILocation(line: 1, column: 46, scope: !6)
!17 = !DILocalVariable(name: "shuf", scope: !6, file: !7, line: 3, type: !12)
!18 = !DILocation(line: 3, column: 9, scope: !6)
!19 = !DILocation(line: 3, column: 40, scope: !6)
!20 = !DILocation(line: 3, column: 16, scope: !6)
!21 = !DILocation(line: 4, column: 14, scope: !6)
!22 = !DILocation(line: 4, column: 5, scope: !6)
!23 = !DILocation(line: 4, column: 12, scope: !6)
!24 = !DILocation(line: 5, column: 1, scope: !6)
|
