1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2022 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
;
; ------------------------------------------------
; RUN: igc_opt -debugify --igc-gep-lowering -check-debugify -S < %s 2>&1 | FileCheck %s
; ------------------------------------------------
; GEPLowering
; ------------------------------------------------
; Debug-info related check
; CHECK-NOT: WARNING
; CHECK: CheckModuleDebugify: PASS
%struct._test = type { i32, <4 x float>, [2 x i64] }
define spir_kernel void @test_gep(%struct._test* byval(%struct._test) %src, i32 %iptr) {
; CHECK-LABEL: @test_gep(
; CHECK: [[TEMP:%.*]] = alloca [[STRUCT__TEST:%.*]], align 16
; CHECK: [[TMP1:%.*]] = ptrtoint %struct._test* [[TEMP]] to i32
; CHECK: [[TMP2:%.*]] = add i32 [[TMP1]], 48
; CHECK: [[TMP3:%.*]] = add i32 [[TMP2]], 16
; CHECK: [[TMP4:%.*]] = inttoptr i32 [[TMP3]] to <4 x float>*
; CHECK: [[TMP5:%.*]] = load <4 x float>, <4 x float>* [[TMP4]], align 16
; CHECK: [[PTR:%.*]] = inttoptr i32 [[IPTR:%.*]] to i32*
; CHECK: [[TMP6:%.*]] = add i32 [[IPTR]], 8
; CHECK: [[TMP7:%.*]] = inttoptr i32 [[TMP6]] to i32*
; CHECK: [[TMP8:%.*]] = load i32, i32* [[TMP7]], align 16
; CHECK: ret void
;
%temp = alloca %struct._test, align 16
%a = getelementptr inbounds %struct._test, %struct._test* %temp, i32 1, i32 1
%1 = load <4 x float>, <4 x float>* %a, align 16
%ptr = inttoptr i32 %iptr to i32*
%b = getelementptr inbounds i32, i32* %ptr, i32 2
%2 = load i32, i32* %b, align 16
ret void
}
attributes #0 = { nounwind readnone speculatable }
!igc.functions = !{!0}
!0 = !{void (%struct._test*, i32)* @test_gep, !1}
!1 = !{!2, !3}
!2 = !{!"function_type", i32 0}
!3 = !{!"implicit_arg_desc"}
|
