1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2022 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; RUN: igc_opt %s -S -o - -igc-remat-address-arithmetic | FileCheck %s
; Test remateralization of duplicate address calculation instructions comming
; from multiple basic blocks, e.g.:
; if(cond) {
; ptr = base + 4;
; foo(ptr);
; } else {
; ptr = base + 4;
; }
; return load(ptr);
define i64 @foo(i64 %base, i1 %cond)
{
entry:
br i1 %cond, label %true-bb, label %false-bb
true-bb:
%addrTrue = add i64 %base, 4
%ptrTrue = inttoptr i64 %addrTrue to i64 addrspace(2)*
br label %merge-bb
false-bb:
%addrFalse = add i64 %base, 4
%ptrFalse = inttoptr i64 %addrFalse to i64 addrspace(2)*
br label %merge-bb
merge-bb:
%addr = phi i64 addrspace(2)* [ %ptrTrue, %true-bb ], [ %ptrFalse, %false-bb ]
%result = load i64, i64 addrspace(2)* %addr, align 4
ret i64 %result
; CHECK-LABEL: merge-bb:
; CHECK: [[ADD:%.*]] = add i64 %base, 4
; CHECK-NEXT: [[PTR:%.*]] = inttoptr i64 [[ADD]] to i64 addrspace(2)*
; CHECK-NEXT: [[RESULT:%.*]] = load i64, i64 addrspace(2)* [[PTR]], align 4
; CHECK-NEXT: ret i64 [[RESULT]]
}
|
