1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2020-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#ifndef EMITTEROPTIONS_HPP_0NAXOILP
#define EMITTEROPTIONS_HPP_0NAXOILP
namespace IGC {
struct DebugEmitterOpts {
bool DebugEnabled = false;
bool EnableGTLocationDebugging = false;
bool UseOffsetInLocation = false;
bool EmitDebugLoc = false;
bool EmitOffsetInDbgLoc = false;
bool EnableRelocation = false;
bool ZeBinCompatible = false;
bool EnforceAMD64Machine = false;
bool ScratchOffsetInOW = true;
bool EmitATLinkageName = true;
bool EnableDebugInfoValidation = false;
};
} // namespace IGC
#endif /* end of include guard: EMITTEROPTIONS_HPP_0NAXOILP */
|
