1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738
|
# ========================== begin_copyright_notice ============================
#
# Copyright (C) 2017-2021 Intel Corporation
#
# SPDX-License-Identifier: MIT
#
# =========================== end_copyright_notice =============================
############# Currently Supported Types ######################
#PointerTypes = ["ptr_private","ptr_global","ptr_constant","ptr_local","ptr_generic"]
#FloatingPointTypes = ["half","float","double"]
#IntegerTypes = ["bool","char","short","int","long"]
#IntrinsicsProperties = ["None","NoMem","ReadArgMem","WriteArgMem","ReadMem","ReadWriteArgMem",
# "WriteMem", "NoReturn","NoDuplicate", "Convergent"]
#IntrinsicsProperties may be specified as a comma separated list (e.g., "Convergent,NoMem")
# EX
# "GenISA_blah": ["Description goes here",
# [(return_type, "comment on return value"),
# [(arg_type, "comment on arg value")],
# Property]],
#The "any" type can be followed by a default type if a type is not
#explicitly specified: Ex. "any:int"
# 0 - LLVMMatchType<0>
# 1 - LLVMMatchType<1>
# {int} - LLVMMatchType<{int}>
# See Intrinsics.json file for entries
#### Update helper functions in Source/IGC/Compiler/CISACodeGen/helper.h when adding a new intrinsic
# if required.
# For example: Update IsStatelessMemLoadIntrinsic, IsStatelessMemStoreIntrinsic and
# IsStatelessMemAtomicIntrinsic if it is a stateless memory read/write intrinsic.
Imported_Intrinsics = \
{
####################################################################################################
"GenISA_2fto2bf": ["",
[("anyint", ""),
[("anyfloat", ""),
(1, ""),
("int", "")],
"NoMem"]],
####################################################################################################
"GenISA_assume_uniform": ["used by compiler to mark a uniform private array",
[("void", "return nothing"),
[("anyptr", "ptr")],
"None"]],
####################################################################################################
"GenISA_bftof": ["Convert bf16 to float",
[("anyfloat", "float result"),
[("anyint", "bf16 source")],
"NoMem"]],
####################################################################################################
"GenISA_CatchAllDebugLine": ["",
[("void", ""),
[],
"InaccessibleMemOnly"]],
####################################################################################################
"GenISA_DCL_DSCntrlPtInputVec": ["",
[("float4", "input reg (generated by this intrin)"),
[("int", "vertex index"),
("int", "element index")],
"NoMem"]],
####################################################################################################
"GenISA_DCL_DSInputTessFactor": ["",
[("float", "input reg (generated by this intrin)"),
[("int", "system interpreted tessellation factor")],
"NoMem"]],
####################################################################################################
"GenISA_DCL_DSPatchConstInputVec": ["",
[("float4", "input reg (generated by this intrin)"),
[("int", "input index")],
"NoMem"]],
####################################################################################################
"GenISA_DCL_GSinputVec": ["",
[("float4", "input reg (generated by this intrin)"),
[("int", "Vertex Idx"),
("int", "Attribute Idx")],
"NoMem"]],
####################################################################################################
"GenISA_DCL_GSsystemValue": ["",
[("float", "input reg (generated by this intrin)"),
[("int", "vertex idx"),
("int", "usage")],
"NoMem"]],
####################################################################################################
"GenISA_DCL_HSControlPointID": ["",
[("int", "output"),
[],
"None"]],
####################################################################################################
"GenISA_DCL_HSOutputCntrlPtInputVec": ["",
[("float4", "input reg (generated by this intrin)"),
[("int", "owordVertexIndex"),
("int", "owordAttributeIndex")],
"ReadMem"]],
####################################################################################################
"GenISA_DCL_HSPatchConstInputVec": ["",
[("float4", "input reg (generated by this intrin)"),
[("int", "owordAttributeIndex")],
"ReadMem"]],
####################################################################################################
"GenISA_DCL_HSinputVec": ["",
[("float4", "input reg (generated by this intrin)"),
[("int", "Vertex Idx"),
("int", "Attribute Idx")],
"NoMem"]],
####################################################################################################
"GenISA_DCL_ShaderInputVec": ["",
[("anyvector", "input reg (generated by this intrin)"),
[("int", "dwordAttributeOrSetupIndex"),
("int", "interpolation mode: e_interpolation_PSOnly")],
"NoMem"]],
####################################################################################################
"GenISA_DCL_SystemValue": ["",
[("any:float", "input reg (generated by this intrin)"),
[("int", "usage")],
"NoMem"]],
####################################################################################################
"GenISA_DCL_input": ["",
[("int", "scalar input reg"),
[("int", "type (texture (t#) or vFace"),
("int", "index")],
"None"]],
####################################################################################################
"GenISA_DCL_inputVec": ["",
[("anyfloat", "input reg (generated by this intrin)"),
[("int", "input index"),
("int", "interpolation mode")],
"NoMem"]],
####################################################################################################
"GenISA_dpas": ["",
[("anyvector", ""),
[("anyvector", "C matrix"),
("anyvector", "A matrix"),
("anyvector", "B matrix"),
("int", "precision of A matrix"),
("int", "precision of B matrix"),
("int", "systolic depth"),
("int", "repeat count"),
("bool", "is_dpas_wide_instruction")],
"Convergent","NoMem"]],
####################################################################################################
"GenISA_EndPrimitive": ["",
[("void", ""),
[("int", "emitCount")],
"None"]],
####################################################################################################
"GenISA_ftobf": ["Convert from float to bf16",
[("anyint", "bf16 result"),
[("anyfloat", "float source"),
("int", "Rounding mode (ERoundingMode)")],
"NoMem"]],
####################################################################################################
"GenISA_GetBufferPtr": ["",
[("anyptr", "result"),
[("int", "Resource index"),
("int", "Resource Type (CB, UAV, etc")],
"NoMem"]],
####################################################################################################
"GenISA_GetImplicitBufferPtr": ["",
[("anyptr", "implicit buffer pointer for use in stack call"),
[],
"InaccessibleMemOnly"]],
####################################################################################################
"GenISA_GetLocalIdBufferPtr": ["",
[("anyptr", "pointer to local id buffer for use in stack call"),
[],
"InaccessibleMemOnly"]],
####################################################################################################
"GenISA_GetPixelMask": ["Get live pixel mask from dmask",
[("bool", ""),
[("bool", "")],
"None"]],
####################################################################################################
"GenISA_GradientX": ["",
[("anyfloat", "result"),
[(0, "coordinates x")],
"NoMem"]],
####################################################################################################
"GenISA_GradientXfine": ["",
[("anyfloat", "result"),
[(0, "coordinates x")],
"NoMem"]],
####################################################################################################
"GenISA_GradientY": ["",
[("anyfloat", "result"),
[(0, "coordinates y")],
"NoMem"]],
####################################################################################################
"GenISA_GradientYfine": ["",
[("anyfloat", "result"),
[(0, "coordinates y")],
"NoMem"]],
####################################################################################################
"GenISA_GsCutControlHeader": ["",
[("void", ""),
[("int", "DWORD 1"),
("int", "DWORD 2"),
("int", "DWORD 3"),
("int", "DWORD 4"),
("int", "DWORD 5"),
("int", "DWORD 6"),
("int", "DWORD 7"),
("int", "DWORD 8"),
("int", "DWORD 9"),
("int", "DWORD 10"),
("int", "DWORD 11"),
("int", "DWORD 12"),
("int", "DWORD 13"),
("int", "DWORD 14"),
("int", "DWORD 15"),
("int", "DWORD 16"),
("int", "emitCount")],
"None"]],
####################################################################################################
"GenISA_GsStreamHeader": ["",
[("void", "DWORD 1"),
[("int", "DWORD 2"),
("int", "DWORD 3"),
("int", "DWORD 4"),
("int", "DWORD 5"),
("int", "DWORD 6"),
("int", "DWORD 7"),
("int", "DWORD 8"),
("int", "DWORD 9"),
("int", "DWORD 10"),
("int", "DWORD 11"),
("int", "DWORD 12"),
("int", "DWORD 13"),
("int", "DWORD 14"),
("int", "DWORD 15"),
("int", "DWORD 16"),
("int", "DWORD 17"),
("int", "DWORD 18"),
("int", "DWORD 19"),
("int", "DWORD 20"),
("int", "DWORD 21"),
("int", "DWORD 22"),
("int", "DWORD 23"),
("int", "DWORD 24"),
("int", "DWORD 25"),
("int", "DWORD 26"),
("int", "DWORD 27"),
("int", "DWORD 28"),
("int", "DWORD 29"),
("int", "DWORD 30"),
("int", "DWORD 31"),
("int", "DWORD 32"),
("int", "DWORD 33"),
("int", "DWORD 34"),
("int", "DWORD 35"),
("int", "DWORD 36"),
("int", "DWORD 37"),
("int", "DWORD 38"),
("int", "DWORD 39"),
("int", "DWORD 40"),
("int", "DWORD 41"),
("int", "DWORD 42"),
("int", "DWORD 43"),
("int", "DWORD 44"),
("int", "DWORD 45"),
("int", "DWORD 46"),
("int", "DWORD 47"),
("int", "DWORD 48"),
("int", "DWORD 49"),
("int", "DWORD 50"),
("int", "DWORD 51"),
("int", "DWORD 52"),
("int", "DWORD 53"),
("int", "DWORD 54"),
("int", "DWORD 55"),
("int", "DWORD 56"),
("int", "DWORD 57"),
("int", "DWORD 58"),
("int", "DWORD 59"),
("int", "DWORD 60"),
("int", "DWORD 61"),
("int", "DWORD 62"),
("int", "DWORD 63"),
("int", "DWORD 64"),
("int", "Emit count"),
("int", "")],
"None"]],
####################################################################################################
"GenISA_HSURBPatchHeaderRead": ["",
[("float8", "result"),
[],
"ReadMem"]],
####################################################################################################
"GenISA_IEEE_Divide": ["Correctly Rounded divide instrinsic -> produces ISA_DIVM",
[("anyfloat", "output"),
[(0, "src0"),
(0, "src1")],
"NoMem"]],
####################################################################################################
"GenISA_IEEE_Sqrt": ["Correctly Rounded sqrt instrinsic -> produces ISA_SQRTM",
[("float", "output"),
[("float", "src0")],
"NoMem"]],
####################################################################################################
"GenISA_InitDiscardMask": ["",
[("bool", ""),
[],
"None"]],
####################################################################################################
"GenISA_InnerScalarTessFactors": ["",
[("void", ""),
[("int", "enum for the type of Tess factor"),
("float", "tess factor value")],
"None"]],
####################################################################################################
"GenISA_Interpolant": ["",
[("float4", ""),
[("int", "")],
"NoMem"]],
####################################################################################################
"GenISA_Interpolate": ["",
[("float", ""),
[("int", "input index"),
("float2", "bary")],
"NoMem"]],
####################################################################################################
"GenISA_Interpolate2": ["",
[("float", ""),
[("float4", ""),
("float2", "")],
"NoMem"]],
####################################################################################################
"GenISA_IsHelperInvocation": ["Check whether invocation is a helper invocation",
[("bool", ""),
[("void", "")],
"Convergent,InaccessibleMemOnly"]],
####################################################################################################
"GenISA_MediaBlockRead": ["",
[("anyint", ""),
[("int", "image id"),
("int", "x offset"),
("int", "y offset"),
("int", "isUAV"),
("int", "width"),
("int", "height")],
"None"]],
####################################################################################################
"GenISA_MediaBlockRectangleRead": ["",
[("void", ""),
[("int", "image"),
("int", "xOffset"),
("int", "yOffset"),
("int", "isUAV"),
("int", "blockWidth"),
("int", "blockHeight"),
("int", "destination blob")],
"None"]],
####################################################################################################
"GenISA_MediaBlockWrite": ["",
[("void", ""),
[("int", "image id"),
("int", "x offset"),
("int", "y offset"),
("int", "isUAV"),
("int", "width"),
("int", "height"),
("anyint", "pixels")],
"None"]],
####################################################################################################
"GenISA_OUTPUT": ["",
[("void", ""),
[("anyfloat", "0: source x"),
(0, "1: source y"),
(0, "2: source z"),
(0, "3: source w"),
("int", "4: usage (color/texcoord/pos)"),
("int", "5: index & mask")],
"NoDuplicate"]],
####################################################################################################
"GenISA_OUTPUTGS": ["",
[("void", ""),
[("float", "x"),
("float", "y"),
("float", "z"),
("float", "w"),
("int", "type"),
("int", "idx_mask"),
("int", "emitCount")],
"None"]],
####################################################################################################
"GenISA_OUTPUTGS2": ["",
[("void", ""),
[("float", "x"),
("float", "y"),
("float", "z"),
("float", "w"),
("float", "x2"),
("float", "y2"),
("float", "z2"),
("float", "w2"),
("int", "type"),
("int", "idx_mask"),
("int", "emitCount")],
"None"]],
####################################################################################################
"GenISA_OuterScalarTessFactors": ["",
[("void", ""),
[("int", "enum for the type of Tess factor"),
("float", "tess factor value")],
"None"]],
####################################################################################################
"GenISA_OutputTessControlPoint": ["",
[("void", ""),
[("float", "source x"),
("float", "source y"),
("float", "source z"),
("float", "source w"),
("int", "index"),
("int", "cpid"),
("int", "mask")],
"None"]],
####################################################################################################
"GenISA_OutputTessFactors": ["",
[("void", ""),
[("float", "QUAD_V_INSIDE_TESSFACTOR"),
("float", "QUAD_U_INSIDE_TESSFACTOR"),
("float", "QUAD_V_EQ_1_EDGE_TESSFACTOR, TRI_INSIDE_TESSFACTOR"),
("float", "QUAD_U_EQ_1_EDGE_TESSFACTOR, TRI_W_EQ_0_EDGE_TESSFACTOR"),
("float", "QUAD_V_EQ_0_EDGE_TESSFACTOR, TRI_V_EQ_0_EDGE_TESSFACTOR, "+\
"LINE_DENSITY_TESSFACTOR"),
("float", "QUAD_U_EQ_0_EDGE_TESSFACTOR, TRI_U_EQ_0_EDGE_TESSFACTOR, "+\
"LINE_DETAIL_TESSFACTOR")],
"None"]],
####################################################################################################
"GenISA_PHASE_INPUT": ["",
[("anyfloat", ""),
[("int", "index")],
"NoMem"]],
####################################################################################################
"GenISA_PHASE_INPUTVEC": ["",
[("anyfloat", ""),
[("int", ""),
("short", ""),
("short", "")],
"NoMem"]],
####################################################################################################
"GenISA_PHASE_OUTPUT": ["",
[("void", ""),
[("anyfloat", "source x"),
("int", "index")],
"None"]],
####################################################################################################
"GenISA_PHASE_OUTPUTVEC": ["",
[("void", ""),
[("anyvector", ""),
("int", "")],
"None"]],
####################################################################################################
"GenISA_PatchConstantOutput": ["",
[("void", ""),
[("anyfloat", "source x"),
(0, "source y"),
(0, "source z"),
(0, "source w"),
("int", "index"),
("int", "mask")],
"None"]],
####################################################################################################
"GenISA_PixelPositionX": ["",
[("short", ""),
[],
"NoMem"]],
####################################################################################################
"GenISA_PixelPositionY": ["",
[("short", ""),
[],
"NoMem"]],
####################################################################################################
"GenISA_PullCentroidBarys": ["",
[("float2", ""),
[("bool", "")],
"NoMem"]],
####################################################################################################
"GenISA_PullSampleIndexBarys": ["",
[("float2", ""),
[("int", "sample index"),
("bool", "perspective")],
"NoMem"]],
####################################################################################################
"GenISA_PullSnappedBarys": ["",
[("float2", ""),
[("int", "x offset"),
("int", "y offset"),
("bool", "perspective")],
"NoMem"]],
####################################################################################################
"GenISA_QuadPrefix": ["",
[("anyint", ""),
[(0, ""),
("char", ""),
("bool", "")],
"Convergent,InaccessibleMemOnly"]],
####################################################################################################
"GenISA_ROUNDNE": ["",
[("float", "result"),
[("float", "source")],
"NoMem"]],
####################################################################################################
"GenISA_RTDualBlendSource": ["",
[("void", ""),
[("float", "0: oMask TODO: should be i32"),
("bool", "1: pMask"),
("anyfloat", "2: Red0"),
(0, "3: Green0"),
(0, "4: Blue0"),
(0, "5: Alpha0"),
(0, "6: Red1"),
(0, "7: Green1"),
(0, "8: Blue1"),
(0, "9: Alpha1"),
("float", "10: depth"),
("float", "11: stencil"),
("int", "12: RT index"),
("bool", "13: has mask"),
("bool", "14: has depth"),
("bool", "15: has stencil"),
("bool", "16: per sample"),
("int", "17: sample index")],
"None"]],
####################################################################################################
"GenISA_RTWrite": ["",
[("void", ""),
[("anyfloat", "0: src0 Alpha"),
("float", "1: oMask TODO: should be i32"),
("bool", "2: pMask"),
(0, "3: Red"),
(0, "4: Green"),
(0, "5: Blue"),
(0, "6: Alpha"),
("float", "7: depth"),
("float", "8: stencil"),
("int", "9: RT index"),
("int", "10: Blend state index"),
("bool", "11: has mask"),
("bool", "12: has depth"),
("bool", "13: has stencil"),
("bool", "14: per sample"),
("int", "15: sample index")],
"None"]],
####################################################################################################
"GenISA_RenderTargetRead": ["",
[("float4", "result"),
[("int", "render target slot")],
"ReadMem"]],
####################################################################################################
"GenISA_RenderTargetReadSampleFreq": ["",
[("float4", "result"),
[("int", "render target slot"),
("int", "sample index")],
"ReadMem"]],
####################################################################################################
"GenISA_RuntimeValue": ["",
[("any:float", "result"),
[("int", "index")],
"NoMem"]],
####################################################################################################
"GenISA_SampleOffsetX": ["",
[("float", ""),
[("int", "sample index")],
"NoMem"]],
####################################################################################################
"GenISA_SampleOffsetY": ["",
[("float", ""),
[("int", "sample index")],
"NoMem"]],
####################################################################################################
"GenISA_SetImplicitBufferPtr": ["",
[("void", "result"),
[("anyptr", "buffer pointer passed by runtime")],
"InaccessibleMemOnly"]],
####################################################################################################
"GenISA_SetDebugReg": ["",
[("int", "result (dbg0.1:ud)"),
[("int", "dbg0.0:ud")],
"None"]],
####################################################################################################
"GenISA_SetLocalIdBufferPtr": ["",
[("void", "result"),
[("anyptr", "local id buffer pointer passed by runtime")],
"InaccessibleMemOnly"]],
####################################################################################################
"GenISA_SetStream": ["",
[("void", ""),
[("int", "streamID"),
("int", "emitCount")],
"None"]],
####################################################################################################
"GenISA_StackAlloca": ["",
[("ptr_private", "result"),
[("int", "offset")],
"NoMem"]],
####################################################################################################
"GenISA_VLAStackAlloca": ["",
[("ptr_private", "result"),
[("int", "laneOffset"),
("int", "size")],
"NoMem"]],
####################################################################################################
"GenISA_UnmaskedRegionBegin": ["",
[("void", ""),
[("void", "")],
"None"]],
####################################################################################################
"GenISA_UnmaskedRegionEnd": ["",
[("void", ""),
[("void", "")],
"None"]],
####################################################################################################
"GenISA_URBRead": ["",
[("float8", "result"),
[("int", "vertex index"),
("int", "URB owordOffset"
)],
"NoMem"]],
####################################################################################################
"GenISA_URBReadOutput": ["In-place data read using URB Write Handle",
[("float8", ""),
[("int", "owordOffset"
)],
"ReadMem"]],
####################################################################################################
"GenISA_URBWrite": ["",
[("void", ""),
[("int", "urb offset"),
("int", "channel mask"),
("float", "x0"),
("float", "y0"),
("float", "z0"),
("float", "w0"),
("float", "x1"),
("float", "y1"),
("float", "z1"),
("float", "w1")],
"None"]],
####################################################################################################
"GenISA_UpdateDiscardMask": ["update live pixel dmask from discard pixel mask",
[("bool", ""),
[("bool", ""),
("bool", "")],
"None"]],
####################################################################################################
"GenISA_WaveAll": ["Accumulate all the active lanes",
[("anyint", ""),
[(0, "value"),
("char", "IGC:WaveOps"),
("int", "helperLaneMode : 0: not used; 1: helper lanes participate"+\
"in wave ops, 2: helper lanes do not participate in wave ops.")],
"Convergent,InaccessibleMemOnly"]],
####################################################################################################
"GenISA_WaveBallot": ["All lanes get the same value",
[("int", "return a bitfield with 1 for active lane with input true, "+\
"0 for the rest."),
[("bool", "Bool b"),
("int", "helperLaneMode : 0: not used; 1: helper lanes participate"+\
"in wave ops, 2: helper lanes do not participate in wave ops.")],
"Convergent,InaccessibleMemOnly"]],
####################################################################################################
"GenISA_WaveClustered": ["Accumulate all active lanes within consecutive input clusters and "+\
"broadcast the result to associated output clusters. A k-cluster is "+\
"a sequence of values from k consecutive (not necessarily active) lanes, "+\
"such that: clusters are disjoint, size value is of "+\
"1 <= 2^p <= maxSubgroupSize, p >= 0.",
[("anyint", "the result for n-th input cluster is replicated to "+\
"n-th output cluster"),
[(0, "value"),
("char", "IGC::WaveOps"),
("int", "size - must be a compile time constant and assumed > 1"),
("int", "helperLaneMode : 0: not used; 1: helper lanes participate"+\
"in wave ops, 2: helper lanes do not participate in wave ops.")],
"Convergent,InaccessibleMemOnly"]],
####################################################################################################
"GenISA_WaveInverseBallot": ["",
[("bool", "return value of n-th bit from the input bitfield"),
[("int", "bitfield"),
("int", "helperLaneMode : 0: not used; 1: helper lanes participate"+\
"in wave ops, 2: helper lanes do not participate in wave ops.")],
"Convergent,InaccessibleMemOnly"]],
####################################################################################################
"GenISA_WavePrefix": ["Accumulate and keep the intermediate results in each lane",
[("anyint", "result"),
[(0, "value"),
("char", "IGC::WaveOps"),
("bool", "type - either exclusive(0) or inclusive(1) operation"),
("bool", "mask - subset of lanes to participate in the computation."),
("int", "helperLaneMode : 0: not used; 1: helper lanes participate"+\
"in wave ops, 2: helper lanes do not participate in wave ops.")],
"Convergent,InaccessibleMemOnly"]],
####################################################################################################
"GenISA_WaveShuffleIndex": ["Read from a specific lane",
[("anyint", "TODO: could be changed to anytype when support has "+\
"been backported from llvm 3.7"),
[(0, "value"),
("int", "lane"),
("int", "helperLaneMode : 0: not used; 1: helper lanes participate"+\
"in wave ops, 2: helper lanes do not participate in wave ops.")],
"Convergent,NoMem"]],
####################################################################################################
"GenISA_WorkGroupAny": ["This intrinsic implies a barrier",
[("int", ""),
[("int", "")],
"None"]],
####################################################################################################
"GenISA_add_pair": ["",
[[("int", ""),
("int", "")],
[("int", ""),
("int", ""),
("int", ""),
("int", "")],
"NoMem"]],
####################################################################################################
"GenISA_add_rtz": ["",
[("anyfloat", ""),
[(0, ""),
(0, "")],
"NoMem"]],
####################################################################################################
"GenISA_atomiccounterinc": ["",
[("int", "dst0 Contains the returned counter value"),
[("anyptr", "Structured Buffer UaV with Count or Append flag")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_atomiccounterpredec": ["",
[("int", "dst0 Contains the returned counter value"),
[("anyptr", "Structured Buffer UAV with Count or Append flag")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_bfi": ["",
[("int", "result"),
[("int", "src0"),
("int", "src1"),
("int", "src2"),
("int", "src3")],
"NoMem"]],
####################################################################################################
"GenISA_bfrev": ["",
[("int", "result"),
[("int", "src0")],
"NoMem"]],
####################################################################################################
"GenISA_broadcastMessagePhase": ["",
[("anyint", "result"),
[("int", "message phases reference"),
("int", "id of message phase"),
("int", "id of DW of the message phase"),
("int", "width")],
"None"]],
####################################################################################################
"GenISA_broadcastMessagePhaseV": ["",
[("anyint", "result"),
[("anyvector", "message phases reference"),
("int", "id of message phase"),
("int", "id of DW of the message phase"),
("int", "width")],
"None"]],
####################################################################################################
"GenISA_cmpSADs": ["",
[("void", "result"),
[("int", "MVCurr"),
("int", "SADCurr"),
("int", "MVMin"),
("int", "SADMin")],
"None"]],
####################################################################################################
"GenISA_cmpxchgatomicstructured": ["",
[("int", ""),
[("anyptr", "Dst Buffer"),
("int", "array index"),
("int", "byte offset in structure"),
("int", "src0"),
("int", "src1")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_createMessagePhases": ["",
[("int", "result"),
[("int", "num message phases to allocate and initialize with 0")],
"None"]],
####################################################################################################
"GenISA_createMessagePhasesNoInit": ["",
[("int", "result"),
[("int", "num message phases to allocate (no init)")],
"None"]],
####################################################################################################
"GenISA_createMessagePhasesNoInitV": ["",
[("anyvector", "result"),
[("int", "num message phases to allocate (no init)")],
"None"]],
####################################################################################################
"GenISA_createMessagePhasesV": ["",
[("anyvector", "result"),
[("int", "num message phases to allocate and initialize with 0")],
"None"]],
####################################################################################################
"GenISA_cycleCounter": ["",
[("int2", ""),
[],
"None"]],
####################################################################################################
"GenISA_discard": ["",
[("void", ""),
[("bool", "condition")],
"None"]],
####################################################################################################
"GenISA_dp4a_ss": ["",
[("int", "result = dot(a * b) + c"),
[("int", "c"),
("int", "a of char4"),
("int", "b of char4")],
"NoMem"]],
####################################################################################################
"GenISA_dp4a_su": ["Accumulate byte-wise dot-product",
[("int", "result = dot(a * b) + c"),
[("int", "c"),
("int", "a of char4"),
("int", "b of uchar4")],
"NoMem"]],
####################################################################################################
"GenISA_dp4a_us": ["Accumulate byte-wise dot-product",
[("int", "result = dot(a * b) + c"),
[("int", "c"),
("int", "a of uchar4"),
("int", "b of char4")],
"NoMem"]],
####################################################################################################
"GenISA_dp4a_uu": ["Accumulate byte-wise dot-product",
[("int", "result = dot(a * b) + c"),
[("int", "c"),
("int", "a of uchar4"),
("int", "b of uchar4")],
"NoMem"]],
####################################################################################################
# This is for generating a dummy instruction that won't be optimized away and can be used in cases
# where no-op calls need to preserve their debug info.
"GenISA_dummyInst": ["",
[("void", ""),
[],
"None"]],
####################################################################################################
# This is for generating a dummy instruction that won't be optimized away and can be used in cases
# where no-op calls need to preserve their debug info.
"GenISA_dummyInstID": ["used by compiler to preserve thread ID debug info",
[("void", "return thread ID"),
[("anyint", "thread ID")],
"None"]],
####################################################################################################
"GenISA_launder": ["Prevent the compiler from seeing where result comes from.",
[("anyint", "return the argument"),
[(0, "value to be laundered")],
"NoMem"]],
####################################################################################################
"GenISA_dwordatomicstructured": ["",
[("int", ""),
[("anyptr", "Dst Buffer"),
("int", "array index"),
("int", "byte offset in structure"),
("int", "src0"),
("int", "Instruction type (add, or, xor etc)")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_eu_id": ["returns the eu id that is defined in the state register 'PREDEFINED_SR0'",
[("int", "result"),
[],
"NoMem"]],
####################################################################################################
"GenISA_eu_thread_id": ["returns the eu id that is defined in the state register 'PREDEFINED_SR0'",
[("int", "result"),
[],
"NoMem"]],
####################################################################################################
"GenISA_eu_thread_pause": ["",
[("void", ""),
[("int", "")],
"None"]],
####################################################################################################
"GenISA_evaluateSampler": ["",
[("void", ""),
[("anyvector", "")],
"None"]],
####################################################################################################
"GenISA_extractMVAndSAD": ["",
[("void", "result"),
[("int", "Min MV loaded into from result"),
("int", "Min SAD loaded into from result"),
("int", "result from IME"),
("int", "MB block type")],
"None"]],
####################################################################################################
"GenISA_f32tof16_rtz": ["",
[("float", "result"),
[("float", "input")],
"NoMem"]],
####################################################################################################
"GenISA_fcmpxchgatomicraw": ["",
[("anyfloat", ""),
[("anyptr", "Dst Buffer"),
("int", "dst address"),
(0, "src0"),
(0, "src1")],
"None"]],
####################################################################################################
"GenISA_fcmpxchgatomicrawA64": ["",
[("anyfloat", ""),
[("anyptr", "Dst Buffer"),
("anyptr", "dst address"),
(0, "src0"),
(0, "src1")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_fcmpxchgatomicstructured": ["",
[("float", ""),
[("anyptr", "Dst Buffer"),
("int", "array index"),
("int", "byte offset in structure"),
("float", "src0"),
("float", "src1")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_firstbitHi": ["",
[("int", ""),
[("int", "")],
"NoMem"]],
####################################################################################################
"GenISA_firstbitLo": ["",
[("int", "result"),
[("int", "src0")],
"NoMem"]],
####################################################################################################
"GenISA_firstbitShi": ["",
[("int", "result"),
[("int", "src0")],
"NoMem"]],
####################################################################################################
"GenISA_floatatomicraw": ["",
[("anyfloat", ""),
[("anyptr", "Dst Buffer"),
("int", "dst address"),
(0, "src0"),
("int", "Instruction type (add, or, xor etc)")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_floatatomicrawA64": ["",
[("anyfloat", ""),
[("anyptr", "Dst Buffer"),
("anyptr", "dst address"),
(0, "src0"),
("int", "Instruction type (add, or, xor etc)")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_floatatomicstructured": ["",
[("float", ""),
[("anyptr", "Dst Buffer"),
("int", "array index"),
("int", "byte offset in structure"),
("float", "src0"),
("int", "Instruction type (add, or, xor etc)")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_flushsampler": ["",
[("void", ""),
[],
"None"]],
####################################################################################################
"GenISA_fma_rtz": ["",
[("anyfloat", ""),
[(0, ""),
(0, ""),
(0, "")],
"NoMem"]],
####################################################################################################
"GenISA_fma_rtp": ["",
[("anyfloat", ""),
[(0, ""),
(0, ""),
(0, "")],
"NoMem"]],
####################################################################################################
"GenISA_fma_rtn": ["",
[("anyfloat", ""),
[(0, ""),
(0, ""),
(0, "")],
"NoMem"]],
####################################################################################################
"GenISA_fsat": ["",
[("anyfloat", "result"),
[(0, "source")],
"NoMem"]],
####################################################################################################
"GenISA_usat": ["",
[("anyint", "result"),
[(0, "source")],
"NoMem"]],
####################################################################################################
"GenISA_isat": ["",
[("anyint", "result"),
[(0, "source")],
"NoMem"]],
####################################################################################################
"GenISA_ftof_rte": ["",
[("anyfloat", "result"),
[("anyfloat", "input")],
"NoMem"]],
####################################################################################################
"GenISA_ftof_rtn": ["",
[("anyfloat", "result"),
[("anyfloat", "input")],
"NoMem"]],
####################################################################################################
"GenISA_ftof_rtp": ["",
[("anyfloat", "result"),
[("anyfloat", "input")],
"NoMem"]],
####################################################################################################
"GenISA_ftof_rtz": ["",
[("anyfloat", "result"),
[("anyfloat", "input")],
"NoMem"]],
####################################################################################################
"GenISA_ftoi_rte": ["",
[("anyint", "result"),
[("anyfloat", "input")],
"NoMem"]],
####################################################################################################
"GenISA_ftoi_rtn": ["",
[("anyint", "result"),
[("anyfloat", "input")],
"NoMem"]],
####################################################################################################
"GenISA_ftoi_rtp": ["",
[("anyint", "result"),
[("anyfloat", "input")],
"NoMem"]],
####################################################################################################
"GenISA_ftoui_rte": ["",
[("anyint", "result"),
[("anyfloat", "input")],
"NoMem"]],
####################################################################################################
"GenISA_ftoui_rtn": ["",
[("anyint", "result"),
[("anyfloat", "input")],
"NoMem"]],
####################################################################################################
"GenISA_ftoui_rtp": ["",
[("anyint", "result"),
[("anyfloat", "input")],
"NoMem"]],
####################################################################################################
"GenISA_gather4Cptr": ["",
[("anyvector", "result"),
[("anyfloat", "coordinates ref"),
(1, "coordinates u"),
(1, "coordinates v"),
(1, "coordinates r"),
(1, "coordinates ai"),
("anyptr", "src buffer"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w"),
("int", "src channel select")],
"NoMem"]],
####################################################################################################
"GenISA_gather4POCptr": ["",
[("anyvector", "result"),
[("anyfloat", "coordinates ref"),
(1, "coordinates u"),
(1, "coordinates v"),
("int", "coordinates offu"),
("int", "coordinates offv"),
(1, "coordinates r"),
("anyptr", "src buffer"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w"),
("int", "src channel offset")],
"NoMem"]],
####################################################################################################
"GenISA_gather4POptr": ["",
[("anyvector", "result"),
[("anyfloat", "coordinates u"),
(1, "coordinates v"),
("int", "coordinates offu"),
("int", "coordinates offv"),
(1, "coordinates r"),
("anyptr", "src buffer"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w"),
("int", "src channel select")],
"NoMem"]],
####################################################################################################
"GenISA_gather4ptr": ["",
[("anyvector", "result"),
[("anyfloat", "coordinates u"),
(1, "coordinates v"),
(1, "coordinates r"),
(1, "coordinates ai"),
("anyptr", "src buffer"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w"),
("int", "src channel offset")],
"NoMem"]],
####################################################################################################
"GenISA_getMessagePhase": ["",
[("int", "result"),
[("int", "message phase"),
("int", "id of message phase")],
"None"]],
####################################################################################################
"GenISA_getMessagePhaseV": ["",
[("int", "result"),
[("anyvector", "message phases"),
("int", "id of message phase")],
"None"]],
####################################################################################################
"GenISA_getMessagePhaseX": ["",
[("anyint", "result"),
[("int", "message phases reference"),
("int", "id of message phase"),
("int", "id of DW of the message phase")],
"None"]],
####################################################################################################
"GenISA_getMessagePhaseXV": ["",
[("anyint", "result"),
[("anyvector", "message phases reference"),
("int", "id of message phase"),
("int", "id of DW of the message phase")],
"None"]],
####################################################################################################
"GenISA_getR0": ["",
[("anyvector", "result"),
[],
"NoMem"]],
####################################################################################################
"GenISA_getPayloadHeader": ["",
[("anyvector", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getWorkDim": ["",
[("anyint", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getNumWorkGroups": ["",
[("anyvector", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getGlobalSize": ["",
[("anyvector", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getLocalSize": ["",
[("anyvector", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getEnqueuedLocalSize": ["",
[("anyvector", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getLocalID_X": ["",
[("short", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getLocalID_Y": ["",
[("short", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getLocalID_Z": ["",
[("short", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getPrivateBase": ["",
[("anyptr", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getPrintfBuffer": ["",
[("anyptr", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getStageInGridOrigin": ["",
[("anyvector", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getStageInGridSize": ["",
[("anyvector", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getSyncBuffer": ["",
[("anyptr", "result"),
[],
"None"]],
####################################################################################################
"GenISA_getSR0": ["sr0.# the state register",
[("int", "result"),
[("int", "index/offset of the subregister within sr0")],
"None"]],
####################################################################################################
# This is separated from GenISA_getSR0 in order to get the first dword by itself
# because we want to assumes that sr0.0 is fully Read-Only because we want to perform
# CSE optimization on the calls.
"GenISA_getSR0_0": ["sr0.0 the first dword state register",
[("int", "result"),
[],
"NoMem"]],
####################################################################################################
"GenISA_globalSync": ["",
[("void", ""),
[],
"Convergent"]],
####################################################################################################
"GenISA_hw_thread_id": ["returns the hardware thread id that is located at 'PREDEFINED_HW_TID'",
[("int", "result"),
[],
"NoMem"]],
####################################################################################################
"GenISA_hw_thread_id_alloca": ["returns the hardware thread id that is located at 'PREDEFINED_HW_TID' and this ID should be used only by alloca",
[("int", "result"),
[],
"NoMem"]],
####################################################################################################
"GenISA_ibfe": ["",
[("int", "result"),
[("int", "bit field width"),
("int", "bit field offset"),
("int", "bit field src")],
"NoMem"]],
####################################################################################################
"GenISA_icmpxchgatomicraw": ["",
[("anyint", ""),
[("anyptr", "Dst Buffer"),
("int", "dst address"),
(0, "src0"),
(0, "src1")],
"None"]],
####################################################################################################
"GenISA_icmpxchgatomicrawA64": ["",
[("anyint", ""),
[("anyptr", "Dst Buffer"),
("anyptr", "dst address"),
(0, "src0"),
(0, "src1")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_icmpxchgatomictyped": ["",
[("anyint", ""),
[("anyptr", "Dst Buffer"),
("int", "coordinates u"),
("int", "coordinates v"),
("int", "coordinates r"),
(0, "src0"),
(0, "src1")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_imulH": ["",
[("anyint", "result"),
[(0, "source0"),
(0, "source1")],
"NoMem"]],
####################################################################################################
"GenISA_intatomicraw": ["",
[("anyint", ""),
[("anyptr", "Dst Buffer"),
("int", "dst address"),
(0, "src0"),
("int", "Instruction type (add, or, xor etc)")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_intatomicrawA64": ["",
[("anyint", ""),
[("anyptr", "Dst Buffer"),
("anyptr", "dst address"),
(0, "src0"),
("int", "Instruction type (add, or, xor etc)")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_intatomictyped": ["",
[("anyint", ""),
[("anyptr", "Dst Buffer"),
("int", "coordinates u"),
("int", "coordinates v"),
("int", "coordinates r"),
(0, "src0"),
("int", "Instruction type (add, or, xor etc)")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_is_uniform": ["",
[("bool", ""),
[("any", "")],
"NoMem"]],
####################################################################################################
"GenISA_itof_rtn": ["",
[("anyfloat", "result"),
[("anyint", "input")],
"NoMem"]],
####################################################################################################
"GenISA_itof_rtp": ["",
[("anyfloat", "result"),
[("anyint", "input")],
"NoMem"]],
####################################################################################################
"GenISA_itof_rtz": ["",
[("anyfloat", "result"),
[("anyint", "input")],
"NoMem"]],
####################################################################################################
"GenISA_ldmcsptr": ["",
[("anyvector", "result"),
[("anyint", "coordinates x"),
(1, "coordinates y"),
(1, "coordinates z"),
(1, "lod"),
("anyptr", "resource"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"NoMem"]],
####################################################################################################
"GenISA_ldmsptr": ["",
[("anyvector", "result"),
[("int", "sampleindex"),
("int", "mcsl"),
("int", "mcsh"),
("int", "coordinates x"),
("int", "coordinates y"),
("int", "coordinates z"),
("int", "lod"),
("anyptr", "resource"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"NoMem"]],
####################################################################################################
"GenISA_ldmsptr16bit": ["",
[("anyvector", "result"),
[("short", "sampleindex"),
("short", "mcs0"),
("short", "mcs1"),
("short", "mcs2"),
("short", "mcs3"),
("short", "coordinates x"),
("short", "coordinates y"),
("short", "coordinates z"),
("short", "lod"),
("anyptr", "resource"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"NoMem"]],
####################################################################################################
"GenISA_ldptr": ["",
[("anyvector", "result"),
[("int", "coordinates x"),
("int", "coordinates y"),
("int", "coordinates z"),
("int", "lod"),
("anyptr", "src buffer"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"ReadArgMem"]],
####################################################################################################
"GenISA_ldraw_indexed": ["Read a scalar value from a buffer pointer at byte offset",
[("any:float", ""),
[("anyptr", "buffer pointer, result of GetBufferPtr"),
("int", "offset from the base pointer, in bytes"),
("int", "aligment in bytes"),
("bool", "volatile, must be an immediate")],
"ReadArgMem"]],
####################################################################################################
"GenISA_ldrawvector_indexed": ["Read a vector from a buffer pointer at byte offset",
[("anyvector", ""),
[("anyptr", "buffer pointer, result of GetBufferPtr"),
("int", "offset from the base pointer, in bytes"),
("int", "aligment in bytes"),
("bool", "volatile, must be an immediate")],
"ReadArgMem"]],
####################################################################################################
"GenISA_ldstructured": ["",
[("float4", "result0"),
[("anyptr", "src buffer"),
("int", "array index"),
("int", "byte offset in structure")],
"ReadArgMem"]],
####################################################################################################
"GenISA_lodptr": ["",
[("anyvector", "result"),
[("anyfloat", "coordinates u"),
(1, "coordinates v"),
(1, "coordinates r"),
(1, "coordinates ai"),
("anyptr", "resource"),
("anyptr", "sampler")],
"NoMem"]],
####################################################################################################
"GenISA_memoryfence": ["",
[("void", ""),
[("bool", "Commit Enable"),
("bool", "L3_Flush_RW_Data"),
("bool", "L3_Flush_Constant_Data"),
("bool", "L3_Flush_Texture_Data"),
("bool", "L3_Flush_Instructions"),
("bool", "Fence has global effect"),
("bool", "L1 Invalidate")],
"Convergent"]],
####################################################################################################
"GenISA_mov_identity": ["",
[("void", ""),
[("int", "")],
"None"]],
####################################################################################################
"GenISA_movcr": ["returns the specified sub register of the control register 'PREDEFINED_CR0'",
[("int", "result"),
[("int", "sub reg <0-3>")],
"None"]],
####################################################################################################
"GenISA_movflag": ["return the contents of the flag register that the user specifies",
[("int", "result"),
[("int", "flag number")],
"None"]],
####################################################################################################
"GenISA_mul_pair": ["",
[[("int", ""),
("int", "")],
[("int", ""),
("int", ""),
("int", ""),
("int", "")],
"NoMem"]],
####################################################################################################
"GenISA_mul_rtz": ["",
[("anyfloat", ""),
[(0, ""),
(0, "")],
"NoMem"]],
####################################################################################################
"GenISA_pair_to_ptr": ["",
[("anyptr", ""),
[("int", ""),
("int", "")],
"NoMem"]],
####################################################################################################
"GenISA_patchInstanceId": ["",
[("int", "result"),
[],
"NoMem"]],
####################################################################################################
"GenISA_ptr_to_pair": ["",
[[("int", ""),
("int", "")],
[("anyptr", "")],
"NoMem"]],
####################################################################################################
"GenISA_readsurfaceinfoptr": ["",
[("int16", "result : base address, width, Height, Depth, Mip count, "+\
"Surface type, surface format, reserved"),
[("anyptr", "source buffer"),
("int", "miplevel")],
"NoMem"]],
####################################################################################################
"GenISA_resinfoptr": ["",
[("int4", "result"),
[("anyptr", "source buffer"),
("int", "miplevel")],
"NoMem"]],
####################################################################################################
"GenISA_rsq": ["",
[("anyfloat", "result"),
[(0, "source")],
"NoMem"]],
####################################################################################################
"GenISA_sampleBCptr": ["",
[("anyvector", "result"),
[("anyfloat", "coordinates ref"),
(1, "coordinates bias"),
(1, "coordinates u"),
(1, "coordinates v"),
(1, "coordinates r"),
(1, "coordinates ai"),
("anyptr", "src buffer"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"NoMem"]],
####################################################################################################
"GenISA_sampleBptr": ["",
[("anyvector", "result"),
[("anyfloat", "bias"),
(1, "coordinates u"),
(1, "coordinates v"),
(1, "coordinates r"),
(1, "coordinates ai"),
(1, "minlod"),
("anyptr", "resource"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"NoMem"]],
####################################################################################################
"GenISA_sampleCptr": ["",
[("anyvector", "result"),
[("anyfloat", "coordinates ref"),
(1, "coordinates u"),
(1, "coordinates v"),
(1, "coordinates r"),
(1, "coordinates ai"),
(1, "minlod"),
("anyptr", "resource"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"NoMem"]],
####################################################################################################
"GenISA_sampleDCptr": ["",
[("anyvector", "result"),
[("anyfloat", "coordinates ref"),
(1, "coordinates u"),
(1, "gradient du from dx"),
(1, "gradient du from dy"),
(1, "coordinates v"),
(1, "gradient dv from dx"),
(1, "gradient dv from dy"),
(1, "coordinates r"),
(1, "gradient dr from dx"),
(1, "gradient dr from dy"),
(1, "coordinates ai"),
("anyptr", "resource"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"NoMem"]],
####################################################################################################
"GenISA_sampleDptr": ["",
[("anyvector", "result"),
[("anyfloat", "coordinates u"),
(1, "gradient du from dx"),
(1, "gradient du from dy"),
(1, "coordinates v"),
(1, "gradient dv from dx"),
(1, "gradient dv from dy"),
(1, "coordinates r"),
(1, "gradient dr from dx"),
(1, "gradient dr from dy"),
(1, "coordinates ai"),
(1, "minlod"),
("anyptr", "resource"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"NoMem"]],
####################################################################################################
"GenISA_sampleKillPix": ["",
[("anyvector", "result"),
[("anyfloat", "coordinates u"),
(1, "coordinates v"),
(1, "coordinates w"),
("anyptr", "texture index"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"NoMem"]],
####################################################################################################
"GenISA_sampleLCptr": ["",
[("anyvector", "result"),
[("anyfloat", "coordinates ref"),
(1, "coordinates lod"),
(1, "coordinates u"),
(1, "coordinates v"),
(1, "coordinates r"),
(1, "coordinates ai"),
("anyptr", "resource"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"NoMem"]],
####################################################################################################
"GenISA_sampleLptr": ["",
[("anyvector", "result"),
[("anyfloat", "lod"),
(1, "coordinates u"),
(1, "coordinates v"),
(1, "coordinates r"),
(1, "coordinates ai"),
("anyptr", "resource"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"NoMem"]],
####################################################################################################
"GenISA_sampleinfoptr": ["",
[("int4", "result"),
[("anyptr", "source buffer")],
"NoMem"]],
####################################################################################################
"GenISA_sampleptr": ["",
[("anyvector", "result"),
[("anyfloat", "coordinates u"),
(1, "coordinates v"),
(1, "coordinates r"),
(1, "coordinates ai"),
(1, "minlod"),
("anyptr", "resource"),
("anyptr", "sampler"),
("int", "immediate offset u"),
("int", "immediate offset v"),
("int", "immediate offset w")],
"NoMem"]],
####################################################################################################
"GenISA_setMessagePhase": ["",
[("int", "new message phase result"),
[("int", "cur message phase"),
("int", "id of message phase"),
("int", "message phase value")],
"None"]],
####################################################################################################
"GenISA_setMessagePhaseV": ["",
[("anyvector", "new message phase result"),
[(0, "cur message phase"),
("int", "id of message phase"),
("int", "message phase value")],
"None"]],
####################################################################################################
"GenISA_setMessagePhaseX": ["",
[("int", "new message phase result"),
[("int", "curr message phase"),
("int", "id of message phase"),
("int", "id of DW of the message phase"),
("anyint", "new val")],
"None"]],
####################################################################################################
"GenISA_setMessagePhaseXV": ["",
[("anyvector", "new message phase result"),
[(0, "curr message phase"),
("int", "id of message phase"),
("int", "id of DW of the message phase"),
("anyint", "new val")],
"None"]],
####################################################################################################
"GenISA_setMessagePhaseX_legacy": ["",
[("void", ""),
[("int", "curr message phase"),
("int", "id of message phase"),
("int", "id of DW of the message phase"),
("anyint", "new val")],
"None"]],
####################################################################################################
"GenISA_setMessagePhase_legacy": ["",
[("void", ""),
[("int", "curr message phase"),
("int", "id of message phase"),
("int", "message phase value")],
"None"]],
####################################################################################################
"GenISA_simdBlockRead": ["",
[("anyvector", ""),
[("anyptr", "")],
"ReadMem"]],
####################################################################################################
"GenISA_simdBlockReadBindless": ["",
[("anyvector", ""),
[("anyptr", ""),
("int", "")],
"ReadMem"]],
####################################################################################################
"GenISA_simdBlockWrite": ["",
[("void", ""),
[("anyptr", ""),
("anyvector", "")],
"None"]],
####################################################################################################
"GenISA_simdBlockWriteBindless": ["",
[("void", ""),
[("anyptr", ""),
("anyvector", ""),
("int", "")],
"None"]],
####################################################################################################
"GenISA_simdGetMessagePhase": ["",
[("anyint", "result"),
[("int", "message phases"),
("int", "starting id of message phase"),
("int", "number of phases")],
"None"]],
####################################################################################################
"GenISA_simdGetMessagePhaseV": ["",
[("anyint", "result"),
[("anyvector", "message phases"),
("int", "starting id of message phase"),
("int", "number of phases")],
"None"]],
####################################################################################################
"GenISA_simdLaneId": ["",
[("short", "result"),
[],
"NoMem"]],
####################################################################################################
"GenISA_simdMediaBlockRead": ["",
[("anyvector", ""),
[("int", ""),
("int", ""),
("int", ""),
("int", "")],
"None"]],
####################################################################################################
"GenISA_simdMediaBlockWrite": ["",
[("void", ""),
[("int", ""),
("int", ""),
("int", ""),
("int", ""),
("anyvector", "")],
"None"]],
####################################################################################################
"GenISA_simdMediaRegionCopy": ["",
[("void", ""),
[("int", "destination"),
("int", "destination byte offset"),
("int", "destination hstride"),
("int", "destination num elements"),
("int", "source"),
("int", "source byte offset"),
("int", "source vertical stride"),
("int", "source width"),
("int", "source hstride"),
("int", "type size (for dst and src)"),
("int", "execution size"),
("int", "source num elements")],
"None"]],
####################################################################################################
"GenISA_simdSetMessagePhase": ["",
[("int", "new message phase result"),
[("int", "curr message phase"),
("int", "starting id of message phase"),
("int", "number of phases"),
("int", "id of subreg per message phase"),
("int", "number of lanes per message phase"),
("anyint", "new val")],
"None"]],
####################################################################################################
"GenISA_simdSetMessagePhaseV": ["",
[("anyvector", "new message phase result"),
[(0, "curr message phase"),
("int", "starting id of message phase"),
("int", "number of phases"),
("int", "id of subreg per message phase"),
("int", "number of lanes per message phase"),
("anyint", "new val")],
"None"]],
####################################################################################################
"GenISA_simdShuffleDown": ["",
[("anyint", "result"),
[(0, "curr"),
(0, "next"),
("int", "offset")],
"Convergent,NoMem"]],
####################################################################################################
"GenISA_simdShuffleXor": ["",
[("anyint", "result"),
[(0, "value"),
("int", "xor value")],
"Convergent,NoMem"]],
####################################################################################################
"GenISA_simdSize": ["",
[("int", "result"),
[],
"NoMem"]],
####################################################################################################
"GenISA_slice_id": ["returns the slice id that is defined in the state register 'PREDEFINED_SR0'",
[("int", "result"),
[],
"NoMem"]],
####################################################################################################
"GenISA_source_value": ["returns creates a mov from source to a null register",
[("void", "result"),
[("int", "register")],
"None"]],
####################################################################################################
"GenISA_storeraw_indexed": ["Write a scalar value to a buffer pointer at byte offset",
[("void", ""),
[("anyptr", "buffer pointer, result of GetBufferPtr"),
("int", "offset from the base pointer, in bytes"),
("any:float", "value to store"),
("int", "aligment in bytes"),
("bool", "volatile, must be an immediate")],
"WriteArgMem"]],
####################################################################################################
"GenISA_storerawvector_indexed": ["Write a vector to a buffer pointer at byte offset",
[("void", ""),
[("anyptr", "buffer pointer, result of GetBufferPtr"),
("int", "offset from the base pointer, in bytes"),
("anyvector", "value to store"),
("int", "aligment in bytes"),
("bool", "volatile, must be an immediate")],
"WriteArgMem"]],
####################################################################################################
"GenISA_storestructured1": ["",
[("void", ""),
[("anyptr", "dst buffer"),
("int", "array index"),
("int", "byte offset in structure"),
("float", "src0 value to be stored")],
"None"]],
####################################################################################################
"GenISA_storestructured2": ["",
[("void", ""),
[("anyptr", "dst buffer"),
("int", "array index"),
("int", "byte offset in structure"),
("float", "src0 value to be stored"),
("float", "src1 value to be stored")],
"None"]],
####################################################################################################
"GenISA_storestructured3": ["",
[("void", ""),
[("anyptr", "dst buffer"),
("int", "array index"),
("int", "byte offset in structure"),
("float", "src0 value to be stored"),
("float", "src1 value to be stored"),
("float", "src2 value to be stored")],
"None"]],
####################################################################################################
"GenISA_storestructured4": ["",
[("void", ""),
[("anyptr", "dst buffer"),
("int", "array index"),
("int", "byte offset in structure"),
("float", "src0 value to be stored"),
("float", "src1 value to be stored"),
("float", "src2 value to be stored"),
("float", "src3 value to be stored")],
"None"]],
####################################################################################################
"GenISA_sub_group_dpas": ["XeHP SDV: dot product accumulate systolic",
[("anyvector", "dst"),
[("anyvector", "src0(acc)"),
("anyvector", "src1"),
("anyvector", "src2"),
("int", "src1's precision"),
("int", "src2's precision"),
("int", "systolic depth"),
("int", "repeat count"),
("bool", "isDpasw")],
"Convergent","NoMem"]],
####################################################################################################
"GenISA_sub_pair": ["",
[[("int", ""),
("int", "")],
[("int", ""),
("int", ""),
("int", ""),
("int", "")],
"NoMem"]],
####################################################################################################
"GenISA_subslice_id": ["returns the subslice id defined in the state register 'PREDEFINED_SR0'",
[("int", "result"),
[],
"NoMem"]],
####################################################################################################
"GenISA_dual_subslice_id": ["",
[("int", ""),
[],
"NoMem"]],
####################################################################################################
"GenISA_threadgroupbarrier": ["",
[("void", ""),
[],
"Convergent"]],
####################################################################################################
"GenISA_threadgroupbarrier_signal": ["",
[("void", ""),
[],
"Convergent"]],
####################################################################################################
"GenISA_threadgroupbarrier_wait": ["",
[("void", ""),
[],
"Convergent"]],
####################################################################################################
"GenISA_typedmemoryfence": ["",
[("void", ""),
[("bool", "")],
"Convergent"]],
####################################################################################################
"GenISA_typedread": ["",
[("float4", "Return type"),
[("anyptr", "Src Buffer"),
("int", "coordinates u"),
("int", "coordinates v"),
("int", "coordinates r"),
("int", "LOD")],
"ReadArgMem"]],
####################################################################################################
"GenISA_typedwrite": ["",
[("void", ""),
[("anyptr", "Dst Buffer to write to"),
("int", "coordinates u"),
("int", "coordinates v"),
("int", "coordinates r"),
("int", "LOD"),
("float", "x"),
("float", "y"),
("float", "z"),
("float", "w (4 elements since uav_typed will always write "+\
"4 destinations)")],
"WriteArgMem"]],
####################################################################################################
"GenISA_uaddc": ["",
[("anyvector", "result"),
[("anyint", "source0"),
(1, "source1")],
"NoMem"]],
####################################################################################################
"GenISA_uavSerializeAll": ["",
[("void", ""),
[],
"None"]],
####################################################################################################
"GenISA_uavSerializeOnResID": ["",
[("void", ""),
[("int", "")],
"None"]],
####################################################################################################
"GenISA_ubfe": ["",
[("int", "result"),
[("int", "bit field width"),
("int", "bit field offset"),
("int", "bit field src")],
"NoMem"]],
####################################################################################################
"GenISA_uitof_rtn": ["",
[("anyfloat", "result"),
[("anyint", "input")],
"NoMem"]],
####################################################################################################
"GenISA_uitof_rtp": ["",
[("anyfloat", "result"),
[("anyint", "input")],
"NoMem"]],
####################################################################################################
"GenISA_uitof_rtz": ["",
[("anyfloat", "result"),
[("anyint", "input")],
"NoMem"]],
####################################################################################################
"GenISA_umulH": ["",
[("anyint", "result"),
[(0, "source0"),
(0, "source1")],
"NoMem"]],
####################################################################################################
"GenISA_usubb": ["",
[("anyvector", "result0"),
[("anyint", "source0"),
(1, "source1")],
"NoMem"]],
####################################################################################################
"GenISA_vaBoolCentroid": ["",
[("void", "result"),
[("ptr_local", "output buffer"),
("float2", "coordinates"),
("int2", "size"),
("int", "src image bti"),
("int", "sampler (accelerator) id")],
"None"]],
####################################################################################################
"GenISA_vaBoolSum": ["",
[("void", "result"),
[("ptr_local", "output buffer"),
("float2", "coordinates"),
("int2", "size"),
("int", "src image bti"),
("int", "sampler (accelerator) id")],
"None"]],
####################################################################################################
"GenISA_vaCentroid": ["",
[("void", "result"),
[("ptr_local", "output buffer"),
("float2", "coordinates"),
("int2", "size"),
("int", "src image bti"),
("int", "sampler (accelerator) id")],
"None"]],
####################################################################################################
"GenISA_vaConvolve": ["",
[("void", "result"),
[("ptr_local", "output buffer"),
("float2", "coordinates"),
("int", "src image bti"),
("int", "sampler (accelerator) id")],
"None"]],
####################################################################################################
"GenISA_vaConvolveGRF_16x1": ["New 2D convolve function w/o using SLM, 16x1 version",
[("short", "result"),
[("float2", "coordinates"),
("int", "src image bti"),
("int", "sampler (accelerator) id")],
"None"]],
####################################################################################################
"GenISA_vaConvolveGRF_16x4": ["New 2D convolve function w/o using SLM, 16x4 version",
[("short4", "result"),
[("float2", "coordinates"),
("int", "src image bti"),
("int", "sampler (accelerator) id")],
"None"]],
####################################################################################################
"GenISA_vaDilate": ["",
[("void", "result"),
[("ptr_local", "output buffer"),
("float2", "coordinates"),
("int", "src image bti"),
("int", "sampler (accelerator) id")],
"None"]],
####################################################################################################
"GenISA_vaErode": ["",
[("void", "result"),
[("ptr_local", "output buffer"),
("float2", "coordinates"),
("int", "src image bti"),
("int", "sampler (accelerator) id")],
"None"]],
####################################################################################################
"GenISA_vaMinMax": ["",
[("void", "result"),
[("ptr_local", "output buffer"),
("float2", "coordinates"),
("int", "src image bti"),
("int", "sampler (accelerator) id")],
"None"]],
####################################################################################################
"GenISA_vaMinMaxFilter": ["",
[("void", "result"),
[("ptr_local", "output buffer"),
("float2", "coordinates"),
("int", "src image bti"),
("int", "sampler (accelerator) id")],
"None"]],
####################################################################################################
"GenISA_vectorUniform": ["used by compiler to mark an array in GRF",
[("anyvector", "return the vector value"),
[],
"None"]],
####################################################################################################
"GenISA_vmeSendFBR": ["",
[("void", "result"),
[("int", "output buffer"),
("int", "universal header input"),
("int", "fbr header input"),
("int", "src image bti"),
("int", "ref image bti"),
("int", "interMbMode"),
("int", "subMbShape"),
("int", "subMbPredMode")],
"None"]],
####################################################################################################
"GenISA_vmeSendFBR2": ["",
[("int4", "result"),
[("int4", "header input"),
("int", "src image bti"),
("int", "fwd ref image bti"),
("int", "bwd ref image bti")],
"None"]],
####################################################################################################
"GenISA_vmeSendIME": ["",
[("void", "result"),
[("int", "output buffer"),
("int", "universal header input"),
("int", "ime header input"),
("int", "src image bti"),
("int", "ref image bti"),
("int", "ref0 coordinate"),
("int", "ref1 coordinate"),
("int", "cost center")],
"None"]],
####################################################################################################
"GenISA_vmeSendIME2": ["",
[("anyvector", "result"),
[("anyvector", "header input"),
("int", "src image bti"),
("int", "fwd ref image bti"),
("int", "bwd ref image bti"),
("int", "stream mode")],
"None"]],
####################################################################################################
"GenISA_vmeSendSIC": ["",
[("void", "result"),
[("int", "output buffer"),
("int", "universal header input"),
("int", "sic header input"),
("int", "src image bti"),
("int", "ref0 image bti"),
("int", "ref1 image bti")],
"None"]],
####################################################################################################
"GenISA_vmeSendSIC2": ["",
[("int4", "result"),
[("int4", "header input"),
("int", "src image bti"),
("int", "fwd ref image bti"),
("int", "bwd ref image bti")],
"None"]],
####################################################################################################
"GenISA_wavebarrier": ["",
[("void", ""),
[],
"Convergent"]],
####################################################################################################
"GenISA_frc": ["GENISA_frc for emitting HW Frc",
[("float", "output"),
[("float", "src0")],
"NoMem"]],
####################################################################################################
"GenISA_staticConstantPatchValue": ["GenISA_staticConstantPatchValue returns a static constant patch value as an integer.",
[("anyint", "symbol value"),
[("any", "symbol name")],
"None"]],
####################################################################################################
"GenISA_HDCCCSFastClear": ["Fast Clearing CCS Surface using HDC Send",
[("void", ""),
[("anyvector", "")],
"None"]],
####################################################################################################
"GenISA_LSC2DBlockRead": ["LSC 2d block read",
[("anyint", ""),
[("long", "flat image base offset"),
("int", "flat image base width"),
("int", "flat image base height"),
("int", "flat image base pitch"),
("int", "offset x"),
("int", "offset y"),
("int", "elemSize"),
("int", "tile width"),
("int", "tile height"),
("int", "V - num blocks (2 for simple 2d block read)"),
("bool", "transpose"),
("bool", "vnni transform (for transpose+transform use transpose "+\
"only and elemSize 32)")],
"None"]],
####################################################################################################
"GenISA_LSCAtomicFP32": ["LSC atomic FP32 add,sub,min,max,fcas",
[("float", "return old value"),
[("anyptr", "memory pointer: ugm, ugml, tgm, slm"),
("int", "immediate offset (in bytes)"),
("float", "[src1] atomic store the result of operation with src1 "+\
"and memory data and return the old value"),
("float", "[fcas] atomic compare src1_X and memory data and replace "+\
"if equal with src1_Y. Returns the old value."),
("int", "operation (add,sub,min,max,fcas)"),
("int", "cache controls options (LSC_CACHE_OPTS)")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_LSCAtomicFP64": ["LSC atomic FP64 add,sub,fcas",
[("double", "return old value"),
[("anyptr", "only a global memory pointer"),
("int", "immediate offset (in bytes)"),
("double", "[src1] atomic store the result of operation with src1 "+\
"and memory data and return the old value"),
("double", "[fcas] atomic compare src1_X and memory data and replace "+\
"if equal with src1_Y. Returns the old value."),
("int", "operation (add,sub,fcas)"),
("int", "cache controls options (LSC_CACHE_OPTS)")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_LSCAtomicInts": ["LSC atomic I16,U16,I32,U32,I64,U64 add,sub,min,max,cas,inc,dec,and,"+\
"or,xor,load,store",
[("anyint", "return old value"),
[("anyptr", "memory pointer: ugm, ugml, tgm, slm (not for i64,u64)"),
("int", "immediate offset (in bytes)"),
("anyint", "[src1] atomic store the result of operation with src1 "+\
"and memory data and return the old value"),
("anyint", "[cas] atomic compare src1_X and memory data and replace "+\
"if equal with src1_Y. Returns the old value."),
("int", "operation (add,sub,min,max,cas,inc,dec,and,or,xor,load,"+\
"store,umin,umax)"),
("int", "cache controls options (LSC_CACHE_OPTS)")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_LSCFence": ["LSC fence operation",
[("void", ""),
[("int", "memory port: ugm, ugml, tgm, slm"),
("int", "scope of the fence: threadgroup, local, tile, GPU, "+\
"all GPUs, system Release, system Acquire"),
("int", "flush type: evict, invalidate, discard, clean, flushl3")],
"Convergent"]],
####################################################################################################
"GenISA_LSCLoad": ["LSC gathering load instruction",
[("anyint", "value loaded"),
[("anyptr", "address of value to load"),
("int", "immediate offset (in bytes)"),
("int", "data size (LSC_DATA_SIZE)"),
("int", "vector size (LSC_DATA_ELEMS)"),
("int", "cache controls options (LSC_CACHE_OPTS)")],
"ReadMem"]],
####################################################################################################
"GenISA_LSCLoadBlock": ["LSC one-dimensional block load instruction",
[("anyint", "value loaded"),
[("anyptr", "base address of value to load from (must be uniform)"),
("int", "immediate offset (in bytes)"),
("int", "data size (LSC_DATA_SIZE)"),
("int", "vector size (LSC_DATA_ELEMS)"),
("int", "cache controls options (LSC_CACHE_OPTS)")],
"ReadMem"]],
####################################################################################################
"GenISA_LSCLoadStatus": ["LSC load-status of address",
[("bool", "result is a bit per lane"),
[("anyptr", "address of value to load"),
("int", "immediate offset (in bytes)"),
("anyint", "data size (LSC_DATA_SIZE)"),
("int", "vector size (LSC_DATA_ELEMS)"),
("int", "cache controls options (LSC_CACHE_OPTS)")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_LSCPrefetch": ["LSC prefetch (loads to cache)",
[("void", "no data is returned"),
[("anyptr", "memory address"),
("int", "immediate offset (in bytes)"),
("int", "data size (LSC_DATA_SIZE)"),
("int", "vector size (LSC_DATA_ELEMS)"),
("int", "cache controls options (LSC_CACHE_OPTS)")],
"ReadWriteArgMem"]],
####################################################################################################
"GenISA_LSCStore": ["LSC store instruction",
[("void", "nothing is returned"),
[("anyptr", "address to store to"),
("int", "immediate offset (in bytes)"),
("anyint", "value to be stored"),
("int", "data size (LSC_DATA_SIZE)"),
("int", "vector size (LSC_DATA_ELEMS)"),
("int", "cache controls options (LSC_CACHE_OPTS)")],
"None"]],
####################################################################################################
"GenISA_LSCStoreBlock": ["LSC one-dimensional block store instruction",
[("void", "nothing is returned"),
[("anyptr", "base address to store to (must be uniform)"),
("int", "immediate offset (in bytes)"),
("anyint", "value to be stored"),
("int", "data size (LSC_DATA_SIZE)"),
("int", "vector size (LSC_DATA_ELEMS)"),
("int", "cache controls options (LSC_CACHE_OPTS)")],
"None"]],
####################################################################################################
"GenISA_bf8tohf": ["bf8 to half conversion",
[("anyfloat", "half result"),
[("anyint", "bf8 source (as char)")],
"NoMem"]],
####################################################################################################
"GenISA_tf32tof": ["tf32 to float conversion",
[("anyfloat", "float result"),
[("anyint", "tf32 source (as int)")],
"NoMem"]],
####################################################################################################
"GenISA_HDCuncompressedwrite": ["XeHP SDV surface compression - HDC flat CCS builtin",
[("void", "nothing to return"),
[("anyptr", "ptr location where the value is stored to"),
("anyint", "value to be stored")],
"None"]],
####################################################################################################
"GenISA_systemmemoryfence": ["PVC system memory fence",
[("void", ""),
[("bool", "indicates whether a fence to typed memory is also necessary")],
"Convergent"]],
####################################################################################################
"GenISA_urbfence": ["Certain DG2 B0+ configurations, for read-after-write urb accesses",
[("void", ""),
[],
"Convergent"]],
####################################################################################################
"GenISA_threadgroupnamedbarriers_signal": ["Named Barriers Init",
[("void", ""),
[("int", "thread group named barrier ID"),
("int", "thread group count")],
"Convergent"]],
####################################################################################################
"GenISA_threadgroupnamedbarriers_wait": ["Named Barriers barrier",
[("void", ""),
[("int", "thread group named barrier ID")],
"Convergent"]],
####################################################################################################
"GenISA_hftobf8": ["half to bf8 conversion",
[("anyint", "bf8 result (as char)"),
[("anyfloat", "half source"),
("int", "Rounding mode(ERoundingMode)"),
("bool", "saturation (true: sat; false: no)")],
"NoMem"]],
####################################################################################################
"GenISA_bf8tohf": ["bf8 to half conversion",
[("anyfloat", "half result"),
[("anyint", "bf8 source (as char)")],
"NoMem"]],
####################################################################################################
"GenISA_ftotf32": ["float to tf32 conversion",
[("anyint", "tf32 result (as int)"),
[("anyfloat", "float source"),
("int", "Rounding mode(ERoundingMode)")],
"NoMem"]],
####################################################################################################
"GenISA_tf32tof": ["tf32 to float conversion",
[("anyfloat", "float result"),
[("anyint", "tf32 source (as int)")],
"NoMem"]],
####################################################################################################
"GenISA_srnd_hftobf8": ["stochastic rounding: srnd dst src0 src1",
[("anyint", "dst: bf8 (as ub)"),
[("anyfloat", "src0: HF"),
(1, "src1: random number. HF(the same as src0's)"),
("bool", "saturation (true: sat; false: no)")],
"NoMem"]],
####################################################################################################
"GenISA_srnd_ftohf": ["stochastic rounding: srnd dst src0 src1",
[("anyfloat", "dst: hf"),
[("anyfloat", "src0: F"),
(1, "src1: random number. F(the same as src0's)"),
("bool", "saturation (true: sat; false: no)")],
"NoMem"]],
####################################################################################################
"GenISA_OutputMeshPrimitiveData": ["",
[("void", ""),
[("float", "x"),
("float", "y"),
("float", "z"),
("float", "w"),
("int", "usage"),
("int", "owordOffset : ignored for output types other than " +\
"SHADER_OUTPUT_TYPE_DEFAULT (may be undef) "),
("int", "primitiveIndex"),
("int", "mask")],
"None"]],
####################################################################################################
"GenISA_OutputMeshPrimitiveDataInput": ["Load data from mesh per-primitive output",
[("float4", ""),
[("int", "usage"),
("int", "owordOffset (see GenISA_OutputMeshPrimitiveData"),
("int", "primitiveIndex")],
"ReadMem"]],
####################################################################################################
"GenISA_OutputMeshSivDataInput": ["Load data from mesh siv output",
[("float4", ""),
[("int", "usage"),
("int", "primitiveIndex : ignored for PrimitiveCount")],
"ReadMem"]],
####################################################################################################
"GenISA_OutputMeshVertexData": ["",
[("void", ""),
[("float", "x"),
("float", "y"),
("float", "z"),
("float", "w"),
("int", "usage"),
("int", "owordOffset : for SHADER_OUTPUT_TYPE_CLIPDISTANCE_LO "+\
"or SHADER_OUTPUT_TYPE_CLIPDISTANCE_HI "+\
"it refers to either low (=0) or high (=1) "+\
"half of the Vertex Header's clipCullDistanceArray[8] "+\
"for SHADER_OUTPUT_TYPE_REPLICATED_POSITION it is viewId "+\
"for remained output types other than "+\
"SHADER_OUTPUT_TYPE_DEFAULT it is ignored (may be undef)"),
("int", "vertexIndex"),
("int", "mask")],
"None"]],
####################################################################################################
"GenISA_OutputMeshVertexDataInput": ["Load data from mesh per-vertex output",
[("float4", ""),
[("int", "usage"),
("int", "owordOffset (see GenISA_OutputMeshVertexData)"),
("int", "vertexIndex")],
"ReadMem"]],
####################################################################################################
"GenISA_OutputTaskData": ["",
[("void", ""),
[("float", ""),
("float", ""),
("float", ""),
("float", ""),
("int", ""),
("int", ""),
("int", "")],
"None"]],
####################################################################################################
"GenISA_OutputTaskDataInput": ["Load from task output",
[("float4", ""),
[("int", "usage"),
("int", "owordOffset")],
"ReadMem"]],
####################################################################################################
"GenISA_AcceptHitAndEndSearchHL": ["Raytracing: equivalent to DXR AcceptHitAndEndSearch()",
[("void", ""),
[],
"None"]],
####################################################################################################
"GenISA_AllocaNumber": ["Raytracing: Temporary marker that will be lowered to an RTStack offset.",
[("anyptr", ""),
[("int", "")],
"None"]],
####################################################################################################
"GenISA_AllocateRayQuery": ["Raytracing: Allocation for RayQuery Object",
[("int", ""),
[("int", "rayFlags")],
"None"]],
####################################################################################################
"GenISA_AsyncStackID": ["Raytracing: lane Async stack id",
[("short", ""),
[],
"NoMem"]],
####################################################################################################
"GenISA_AsyncStackPtr": ["Raytracing: Intrinsic used as marker in later passes to find per lane " +
"async stack base. It is just a cast and will be lowered prior to codegen",
[("anyptr", ""),
[("anyint", "")],
"NoMem,NoDuplicate"]],
####################################################################################################
"GenISA_SyncStackPtr": ["Raytracing: Intrinsic used as marker in later passes to find per lane " +
"sync stack base. It is just a cast and will be lowered prior to codegen",
[("anyptr", ""),
[("anyint", "")],
"NoMem,NoDuplicate"]],
####################################################################################################
"GenISA_BindlessThreadDispatch": ["Raytracing: codegens to send.btd",
[("void", ""),
[("anyptr", "global buffer pointer"),
("short", "stack id"),
("long", "shader record address")],
"None"]],
####################################################################################################
"GenISA_CallShaderHL": ["Raytracing: equivalent to DXR CallShader() (HL = high level)",
[("void", ""),
[("int", "continuation ID"),
("anyptr", "continuation fn"),
("int", "ShaderIndex"),
("anyptr", "User defined attributes struct")],
"None"]],
####################################################################################################
"GenISA_DispatchDimensions": ["Raytracing: Dispatch Dimensions",
[("int", ""),
[("int", "")],
"NoMem"]],
####################################################################################################
"GenISA_DispatchRayIndex": ["Raytracing: Dispatch Ray Index - input: 'Dimension'",
[("int", ""),
[("int", "")],
"NoMem"]],
####################################################################################################
"GenISA_FillValue": ["Raytracing: Fill value from the stack",
[("anyint", ""),
[("long", "")],
"None"]],
####################################################################################################
"GenISA_GetShaderRecordPtr": ["Raytracing: Get the shader record pointer for the given continuation",
[("ptr_global", ""),
[("ptr_private", "")],
"NoMem"]],
####################################################################################################
"GenISA_GlobalBufferPointer": ["Raytracing: per lane stack size",
[("anyptr", ""),
[],
"NoMem"]],
####################################################################################################
"GenISA_GlobalRootSignatureValue": ["Raytracing: ephemeral intrinsic later lowered to GlobalBufferPointer + offset",
[("any:float", "the value at that address"),
[
("int", "dword offset in the global root signature from the base"),
("bool", "true if the root signature value is a constant buffer pointer"),
],
"NoMem"]],
####################################################################################################
"GenISA_HitKind": ["Raytracing: equivalent to DXR HitKind()",
[("int", ""),
[],
"NoMem"]],
####################################################################################################
"GenISA_IgnoreHitHL": ["Raytracing: equivalent to DXR IgnoreHit()",
[("void", ""),
[],
"None"]],
####################################################################################################
"GenISA_InlinedData": ["Raytracing: Used in raygen shaders data loaded inline directly to register",
[("anyptr", ""),
[("int", "")],
"NoMem"]],
####################################################################################################
"GenISA_LocalBufferPointer": ["Raytracing: Pointer to local args in shader record",
[("anyptr", ""),
[],
"NoMem"]],
####################################################################################################
"GenISA_LocalRootSignatureValue": ["Raytracing: ephemeral intrinsic later lowered to LocalBufferPointer/InlinedData",
[("any:float", "the value at that address"),
[
("int", "byte offset in the local root signature from the base"),
("int", "size of local root signature dereferenceable data")
],
"NoMem"]],
####################################################################################################
"GenISA_PayloadPtr": ["Raytracing: Temporary used to mark payload pointer after intrinsic lowering",
[("anyptr", "Returns the first argument"),
[(0, "The payload pointer"),
("anyptr", "The SWStack base pointer")],
"NoMem"]],
####################################################################################################
"GenISA_ContinuationSignpost": ["Raytracing: Temporary used to mark continuation entry points",
[("anyptr", "Returns the first argument"),
[(0, "The SWStack base pointer"),
("int", "Offset from continuation stack frame pointer to payload address")],
"None"]],
####################################################################################################
"GenISA_RTStatefulBTIAndOffset": ["Raytracing: Used for indirect stateful accesses",
[("anyptr", "Just returns the second argument (the pointer)"),
[("int", "Binding table index for the memory region"),
(0, "The pointer itself (which is just an offset from the surface state base address)")],
"NoMem"]],
####################################################################################################
"GenISA_RayInfo": ["Raytracing: Query for different ray info. Input is query type, and dimension which " +\
"is used for certain types - used for Async Raytracing",
[("any:float", ""),
[("int", ""),
("int", "")],
"NoMem"]],
####################################################################################################
"GenISA_RayTCurrent": ["Raytracing: Signature retained so it is processed the same as the RayInfo intrinsic.",
[("any:float", ""),
[("int", ""),
("int", "")],
"ReadMem"]],
####################################################################################################
"GenISA_ReportHitHL": ["Raytracing: equivalent to DXR ReportHit()",
[("bool", ""),
[("float", "THit - Parametric distance of the intersection"),
("int", "HitKind"),
("anyptr", "User defined intersection attributes struct")],
"None"]],
####################################################################################################
"GenISA_TileXOffset": ["Raytracing: returns the X-offset within a raytracing tile",
[("short", "The offset"),
[("short", "TID (r0.4:uw & 0xff)"),
("short", "X Dimension Size (Tile)"),
("short", "X Dimension Size (Subtile) (0 == no subtile)"),
("short", "Y Dimension Size (Subtile) (0 == no subtile)")],
"NoMem"]],
####################################################################################################
"GenISA_TileYOffset": ["Raytracing: returns the Y-offset within a raytracing tile",
[("short", "The offset"),
[("short", "TID (r0.4:uw & 0xff)"),
("short", "X Dimension Size (Tile)"),
("short", "X Dimension Size (Subtile) (0 == no subtile)"),
("short", "Y Dimension Size (Subtile) (0 == no subtile)")],
"NoMem"]],
####################################################################################################
"GenISA_SpillValue": ["Raytracing: Spill a value onto the stack",
[("void", ""),
[("anyint", ""),
("long", "")],
"None"]],
####################################################################################################
"GenISA_StackIDRelease": ["Raytracing: codegens to send.btd and sets stack id release bit",
[("void", ""),
[("short", "stack id"),
("bool", "predicate flag")],
"WriteMem"]],
####################################################################################################
"GenISA_StackSize": ["Raytracing: per lane stack size in bytes",
[("short", ""),
[],
"NoMem"]],
####################################################################################################
"GenISA_SWHotZonePtr": ["Raytracing: Intrinsic used as marker in later passes to find hot zone base address." +
" It is just a cast and will be lowered prior to codegen",
[("anyptr", ""),
[("anyint", "")],
"NoMem,NoDuplicate"]],
####################################################################################################
"GenISA_SWStackPtr": ["Raytracing: Intrinsic used as marker in later passes to find SWStack base address." +
" It is just a cast and will be lowered prior to codegen",
[("anyptr", ""),
[(0, "")],
"NoMem"]],
####################################################################################################
"GenISA_SyncStackID": ["Raytracing: lane Syncstack id",
[("short", ""),
[],
"NoMem"]],
####################################################################################################
"GenISA_TraceRayAsync": ["Raytracing: codegens to send.rta (sync bit not set)",
[("void", ""),
[("anyptr", "global buffer pointer"),
("int", "Trace data: bitfield containg bvhLevel, stackID and trcCtrl")],
"None"]],
####################################################################################################
"GenISA_TraceRaySync": ["Raytracing: codegens to send.rta (with the sync bit set)",
[("int", "dst is used to sync the message"),
[("anyptr", "global buffer pointer"),
("int", "Trace data: bitfield containg bvhLevel, stackID and trcCtrl")],
"None"]],
####################################################################################################
"GenISA_TraceRaySyncProceed": ["Raytracing: codegens to ShadowMemoryToSyncStack AND send.rta (sync bit set)",
[("int", ""),
[("int", "")],
"None"]],
####################################################################################################
"GenISA_ShadowMemoryToSyncStack": ["Raytracing: Read sync RTStack to shadowmemory.",
[("void", ""),
[("int", "RayQuery object index")],
"None"]],
####################################################################################################
"GenISA_SyncStackToShadowMemory": ["Raytracing: Read sync RTStack to shadowmemory.",
[("bool", ""),
[("int", "RayQuery object index"),
("int", "return value of TraceRaySyncProceed")],
"None"]],
####################################################################################################
"GenISA_ReadTraceRaySync": ["Raytracing: Intrinsic used as a marker in later passes to find where to read return value of GenISA_TraceRaySync",
[("void", ""),
[("int", "return value of TraceRaySyncProceed")],
"None"]],
####################################################################################################
"GenISA_TraceRayAsyncHL": ["Raytracing: equivalent to DXR TraceRay(), lowers to GenISA_TraceRayAsync and RTStack IO operations",
[("void", ""),
[("int", "continuation id"),
("anyptr", "continuation fn"),
("anyptr", "BVH ptr"),
("int", "flag"),
("int", "mask"),
("int", "RayContributionToHitGroupIndex"),
("int", "hitgroup index multiplier"),
("int", "miss shader index"),
("float", "rayOrig x"),
("float", "rayOrig y"),
("float", "rayOrig z"),
("float", "rayDir x"),
("float", "rayDir y"),
("float", "rayDir z"),
("float", "ray Tmin"),
("float", "ray Tmax"),
("anyptr", "payload"),
("int", "reserved")],
"None"]],
####################################################################################################
"GenISA_TraceRayInlineAbort": ["Raytracing: Abort operation for RayQuery object at index taken in the input",
[("void", ""),
[("int", "")],
"None"]],
####################################################################################################
"GenISA_TraceRayInlineCandidateType": ["Raytracing: Candidate Type Query for RayQuery object at index "+\
"taken in the input",
[("int", ""),
[("int", "")],
"None"]],
####################################################################################################
"GenISA_TraceRayInlineCommitNonOpaqueTriangleHit": ["Raytracing: Commit Non Opaque Triangle Hit For "+\
"RayQuery object at index taken in the input",
[("void", ""),
[("int", "")],
"None"]],
####################################################################################################
"GenISA_TraceRayInlineCommitProceduralPrimitiveHit": ["Raytracing: Commit procedural primitive Hit For "+\
"RayQuery object at index taken in the input",
[("void", ""),
[("int", ""),
("float", "")],
"None"]],
####################################################################################################
"GenISA_TraceRayInlineCommittedStatus": ["Raytracing: Commited status Query for RayQuery object at index "+\
"taken in the input",
[("int", ""),
[("int", "")],
"None"]],
####################################################################################################
"GenISA_TraceRayInlineHL": ["Raytracing: equivalent to DXR TraceRayInline",
[("void", ""),
[("int", "Query Object Index"),
("anyptr", "BVH ptr"),
("int", "flag"),
("int", "mask"),
("float", "rayOrig x"),
("float", "rayOrig y"),
("float", "rayOrig z"),
("float", "rayDir x"),
("float", "rayDir y"),
("float", "rayDir z"),
("float", "ray Tmin"),
("float", "ray Tmax"),
("int", "reserved")],
"None"]],
####################################################################################################
"GenISA_TraceRaySyncProceedHL": ["Raytracing: Proceed operation for RayQuery object at index taken in the input",
[("bool", ""),
[("int", "")],
"None"]],
####################################################################################################
"GenISA_TraceRayInlineRayInfo": ["Raytracing: Query for different ray info.",
[("any:float", ""),
[("int", "Query Object Index"),
("int", "Info Type"),
("int", "Dimension used for certain types")],
"None"]],
####################################################################################################
"GenISA_rt_spill_anchor": ["Raytracing: Marker for spilled values",
[("anyint", "return the input"),
[(0, "input value")],
"NoMem"]],
####################################################################################################
"GenISA_FPBinaryOperator": ["Represents a generic intrinsic for fadd,fsub,fmul,fdiv",
[("anyfloat", "return value of operation"),
[(0, "operand 0 of binary operator"),
(0, "operand 1 of binary operator"),
("int", "instruction 0:fadd, 1:fsub, 2:fmul, 3:fdiv, 4:frem")],
"NoMem"]]
}
|