1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#include "GenXTargetInfo.h"
#include "llvmWrapper/Support/TargetRegistry.h"
using namespace llvm;
Target &llvm::getTheGenXTarget32() {
static Target TheGenXTarget32;
return TheGenXTarget32;
}
Target &llvm::getTheGenXTarget64() {
static Target TheGenXTarget64;
return TheGenXTarget64;
}
extern "C" void LLVMInitializeGenXTargetInfo() {
RegisterTarget<> X(getTheGenXTarget32(), "genx32", "Intel GenX 32-bit",
"genx32");
RegisterTarget<> Y(getTheGenXTarget64(), "genx64", "Intel GenX 64-bit",
"genx64");
}
extern "C" void LLVMInitializeGenXTargetMC() {}
|