1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
<!---======================= begin_copyright_notice ============================
Copyright (C) 2020-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ==========================-->
GEN Virtual ISA Specification
=============================
**Primary Author(s):** W. Chen, K. Lueh
**Contributor(s):** P. Ashar, B. Cheng, K. Chen, J. Fuentes, B. George,
J. Gu, R. Geva, S. Ghosh, C. Hu, M. Liao, Z. Liu, W. Pan, A.
Yermolovich, T. Bauer
Legal Notices and Disclaimers:
Copyright (C) Intel Corporation, Intel, the Intel logo, and other Intel marks are trademarks of
Intel Corporation or its subsidiaries. Other names and brands may be claimed as
the property of others.
You may not use or facilitate the use of this document in connection with any
infringement or other legal analysis concerning Intel products described herein.
You agree to grant Intel a non-exclusive, royalty-free license to any patent
claim thereafter drafted which includes subject matter disclosed herein.
No license (express or implied, by estoppel or otherwise) to any intellectual
property rights is granted by this document.
Intel disclaims all express and implied warranties, including without limitation,
the implied warranties of merchantability, fitness for a particular purpose,
and non-infringement, as well as any warranty arising from course of performance,
course of dealing, or usage in trade.
Contents
========
[Introduction](1_introduction.md)
[Data Types](2_datatypes.md)
[Execution Model](3_execution_model.md)
[Virtual ISA Object Format](4_visa_header.md)
[Operands](5_operands.md)
[Instructions](6_instructions.md)
[Appendix: Debug Information](7_appendix_debug_information.md)
[Appendix: vISA Assembly Syntax](8_appendix_visa_assembly_syntax.md)
[Appendix: vISA Instructions (per platform)](appendix_instruction_by_platform.md)
|
