1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#ifndef LEGALIZER_INSTEXPANDER_H
#define LEGALIZER_INSTEXPANDER_H
#include "TypeLegalizer.h"
#include "common/LLVMWarningsPush.hpp"
#include "llvm/IR/InstVisitor.h"
#include "common/LLVMWarningsPop.hpp"
namespace IGC {
namespace Legalizer {
class InstExpander : public InstVisitor<InstExpander, bool> {
friend class InstVisitor<InstExpander, bool>;
TypeLegalizer* TL;
BuilderType* IRB;
ValueSeq Expanded;
public:
InstExpander(TypeLegalizer* L, BuilderType* B) : TL(L), IRB(B) {}
bool expand(Instruction* I);
private:
/// Helpers
const char* getSuffix() const { return TL->getSuffix(Expand); }
private:
// By default, capture all missing instructions!
bool visitInstruction(Instruction& I);
/// Terminator instructions
///
bool visitTerminatorInst(IGCLLVM::TerminatorInst& I);
/// Standard binary operators
///
bool visitAdd(BinaryOperator& I);
bool visitSub(BinaryOperator& I);
bool visitMul(BinaryOperator& I);
bool visitUDiv(BinaryOperator& I);
bool visitSDiv(BinaryOperator& I);
bool visitURem(BinaryOperator& I);
bool visitSRem(BinaryOperator& I);
bool visitShl(BinaryOperator& I);
bool visitLShr(BinaryOperator& I);
bool visitAShr(BinaryOperator& I);
bool visitBinaryOperator(BinaryOperator& I);
/// Memory operators
///
bool visitLoadInst(LoadInst& I);
bool visitStoreInst(StoreInst& I);
/// Cast operators
///
bool visitTruncInst(TruncInst& I);
bool visitZExtInst(ZExtInst& I);
bool visitBitCastInst(BitCastInst& I);
};
} // End Legalizer namespace
} // End IGC namespace
#endif // LEGALIZER_INSTEXPANDER_H
|
