1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2023 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
;
; RUN: igc_opt --inputps --platformskl --BlendToDiscard -igc-serialize-metadata -S < %s | FileCheck %s
; ------------------------------------------------
; BlendToDiscard
; ------------------------------------------------
declare void @llvm.genx.GenISA.OUTPUT.f32(float, float, float, float, i32, i32, i32)
declare < 2 x float > @llvm.genx.GenISA.sampleKillPix.2f32.f32(float, float, float, float addrspace(1)*, float addrspace(1)*, i32, i32, i32)
define spir_kernel void @test_func(float addrspace(1)* %idx, float addrspace(1)* %smp) {
; CHECK-LABEL: @test_func(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[TMP0:%.*]] = call <2 x float> @llvm.genx.GenISA.sampleKillPix.2f32.f32(float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float addrspace(1)* [[IDX:%.*]], float addrspace(1)* [[SMP:%.*]], i32 0, i32 0, i32 0)
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x float> [[TMP0]], i32 0
; CHECK-NEXT: [[TMP2:%.*]] = fmul float 1.000000e+00, [[TMP1]]
; CHECK-NEXT: [[TMP3:%.*]] = fcmp oeq float [[TMP2]], 1.000000e+00
; CHECK-NEXT: [[TMP4:%.*]] = and i1 [[TMP3]], false
; CHECK-NEXT: call void @llvm.genx.GenISA.discard(i1 [[TMP4]])
; CHECK-NEXT: call void @llvm.genx.GenISA.OUTPUT.f32(float undef, float undef, float undef, float [[TMP2]], i32 0, i32 0, i32 15)
; CHECK-NEXT: call void @llvm.genx.GenISA.OUTPUT.f32(float 1.000000e+00, float 1.000000e+00, float undef, float 1.000000e+00, i32 0, i32 1, i32 15)
; CHECK-NEXT: ret void
;
entry:
%0 = call < 2 x float > @llvm.genx.GenISA.sampleKillPix.2f32.f32(float 1.0, float 1.0, float 1.0, float addrspace(1)* %idx, float addrspace(1)* %smp, i32 0, i32 0, i32 0)
%1 = extractelement < 2 x float > %0, i32 0
%2 = fmul float 1.0, %1
call void @llvm.genx.GenISA.OUTPUT.f32(float undef, float undef, float undef, float %2, i32 0, i32 0, i32 15)
call void @llvm.genx.GenISA.OUTPUT.f32(float 1.0, float 1.0, float undef, float %2, i32 0, i32 1, i32 15)
ret void
}
; CHECK-DAG: declare void @llvm.genx.GenISA.discard(i1)
!IGCMetadata = !{!0}
!igc.functions = !{!9}
!0 = !{!"ModuleMD", !1, !4}
!1 = !{!"FuncMD", !2, !3}
!2 = !{!"FuncMDMap[0]", void (float addrspace(1)*, float addrspace(1)*)* @test_func}
!3 = !{!"FuncMDValue[0]"}
!4 = !{!"psInfo", !5, !8}
!5 = !{!"blendOptimizationMode", !6, !7}
!6 = !{!"blendOptimizationModeVec[0]", i32 8} ; BLEND_OPTIMIZATION_SRC_BOTH_ONE
!7 = !{!"blendOptimizationModeVec[1]", i32 11} ; BLEND_OPTIMIZATION_SRC_COLOR_ZERO_ALPHA_IGNORE
!8 = !{!"forceEarlyZ", i1 false}
!9 = !{void (float addrspace(1)*, float addrspace(1)*)* @test_func, !10}
!10 = !{!11}
!11 = !{!"function_type", i32 0}
|
