File: basic_ld.ll

package info (click to toggle)
intel-graphics-compiler 1.0.17791.18-1
  • links: PTS, VCS
  • area: main
  • in suites: sid
  • size: 102,312 kB
  • sloc: cpp: 935,343; lisp: 286,143; ansic: 16,196; python: 3,279; yacc: 2,487; lex: 1,642; pascal: 300; sh: 174; makefile: 27
file content (34 lines) | stat: -rw-r--r-- 1,279 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2023-2024 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; REQUIRES: llvm-14-plus, regkeys
;
; RUN: igc_opt --opaque-pointers -regkey PrintToConsole=1 -CoalescingEngine -S 2>&1 < %s | FileCheck %s
; ------------------------------------------------
; CoalescingEngine
; ------------------------------------------------

; Test checks that CCTuple is created, and registered within list.

; CHECK: CC Tuple list:
; CHECK: CC Tuple 0 : 2 : 1 : CC Tuple list end.

define spir_kernel void @test_coal( i8* %a, i32 %b) {
entry:
  %0 = call i32 @llvm.genx.GenISA.DCL.input.i32(i32 1, i32 1)
  %1 = call <16 x i32> @llvm.genx.GenISA.ldptr.16i32(i32 %0, i32 1, i32 3, i32 4, i8* %a, i8* %a, i32 0, i32 1, i32 2)
  %2 = call <16 x i32> @llvm.genx.GenISA.ldptr.16i32(i32 1, i32 %0, i32 %0, i32 %0, i8* %a, i8* %a, i32 0, i32 1, i32 2)
  ret void
}

declare <16 x i32> @llvm.genx.GenISA.ldptr.16i32(i32, i32, i32, i32, i8*, i8*, i32, i32, i32)
declare i32 @llvm.genx.GenISA.DCL.input.i32(i32, i32)

!igc.functions = !{!0}
!0 = !{void (i8*, i32)* @test_coal, !1}
!1 = !{!2}
!2 = !{!"function_type", i32 0}