1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2022 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; RUN: igc_opt %s -S -o - -igc-constant-coalescing -instcombine -dce | FileCheck %s
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f16:16:16-f32:32:32-f64:64:64-f80:128:128-v16:16:16-v24:32:32-v32:32:32-v48:64:64-v64:64:64-v96:128:128-v128:128:128-v192:256:256-v256:256:256-v512:512:512-v1024:1024:1024-a:64:64-f80:128:128-n8:16:32:64"
define <4 x float> @f0(i32 %src) {
entry:
%0 = inttoptr i32 %src to i8 addrspace(2490373)*
%1 = call fast float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %src, i32 4, i1 false)
%2 = add i32 %src, 16
%3 = call fast float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %2, i32 4, i1 false)
%4 = add i32 %src, 32
%5 = call fast float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %4, i32 4, i1 false)
%6 = add i32 %src, 48
%7 = call fast float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %6, i32 4, i1 false)
%8 = insertelement <4 x float> undef, float %1, i32 0
%9 = insertelement <4 x float> %8, float %3, i32 1
%10 = insertelement <4 x float> %9, float %5, i32 2
%11 = insertelement <4 x float> %10, float %7, i32 3
ret <4 x float> %11
}
; CHECK-LABEL: define <4 x float> @f0
; CHECK: %0 = inttoptr i32 %src to i8 addrspace(2490373)*
; CHECK: %1 = call <16 x float> @llvm.genx.GenISA.ldrawvector.indexed.v16f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %src, i32 4, i1 false)
; CHECK: %2 = shufflevector <16 x float> %1, <16 x float> undef, <4 x i32> <i32 0, i32 4, i32 8, i32 12>
; CHECK: ret <4 x float> %2
define <4 x float> @f1(i32 %src) {
entry:
%0 = inttoptr i32 %src to i8 addrspace(2490373)*
%1 = call fast float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %src, i32 4, i1 false)
call void @llvm.genx.GenISA.storeraw.indexed.p2490368i8.f32(i8 addrspace(2490373)* %0, i32 %src, float 0x0, i32 4, i1 false)
%2 = add i32 %src, 4
%3 = call fast float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %2, i32 4, i1 false)
%4 = add i32 %src, 32
%5 = call fast float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %4, i32 4, i1 false)
%6 = add i32 %src, 48
%7 = call fast float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %6, i32 4, i1 false)
%8 = insertelement <4 x float> undef, float %1, i32 0
%9 = insertelement <4 x float> %8, float %3, i32 1
%10 = insertelement <4 x float> %9, float %5, i32 2
%11 = insertelement <4 x float> %10, float %7, i32 3
ret <4 x float> %11
}
; CHECK-LABEL: define <4 x float> @f1
; CHECK: %1 = call <1 x float> @llvm.genx.GenISA.ldrawvector.indexed.v1f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %src, i32 4, i1 false)
; CHECK: %2 = extractelement <1 x float> %1, {{i[0-9]+}} 0
; CHECK: call void @llvm.genx.GenISA.storeraw.indexed.p2490368i8.f32(i8 addrspace(2490373)* %0, i32 %src, float 0.000000e+00, i32 4, i1 false)
; CHECK: %3 = add i32 %src, 4
; CHECK: %4 = call <16 x float> @llvm.genx.GenISA.ldrawvector.indexed.v16f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %3, i32 4, i1 false)
; CHECK: %5 = extractelement <16 x float> %4, {{i[0-9]+}} 11
; CHECK: %6 = extractelement <16 x float> %4, {{i[0-9]+}} 7
; CHECK: %7 = extractelement <16 x float> %4, {{i[0-9]+}} 0
; CHECK: %8 = insertelement <4 x float> undef, float %2, {{i[0-9]+}} 0
; CHECK: %9 = insertelement <4 x float> %8, float %7, {{i[0-9]+}} 1
; CHECK: %10 = insertelement <4 x float> %9, float %6, {{i[0-9]+}} 2
; CHECK: %11 = insertelement <4 x float> %10, float %5, {{i[0-9]+}} 3
; CHECK: ret <4 x float> %11
define <4 x float> @f2(i32 %src) {
entry:
%0 = inttoptr i32 %src to i8 addrspace(2490373)*
%1 = call fast float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %src, i32 4, i1 false)
br label %storeBB
storeBB:
call void @llvm.genx.GenISA.storeraw.indexed.p2490368i8.f32(i8 addrspace(2490373)* %0, i32 %src, float 0x0, i32 4, i1 false)
br label %exitBB
exitBB:
%2 = add i32 %src, 4
%3 = call fast float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %2, i32 4, i1 false)
%4 = add i32 %src, 32
%5 = call fast float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %4, i32 4, i1 false)
%6 = add i32 %src, 48
%7 = call fast float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %6, i32 4, i1 false)
%8 = insertelement <4 x float> undef, float %1, i32 0
%9 = insertelement <4 x float> %8, float %3, i32 1
%10 = insertelement <4 x float> %9, float %5, i32 2
%11 = insertelement <4 x float> %10, float %7, i32 3
ret <4 x float> %11
}
; CHECK-LABEL: define <4 x float> @f2
; CHECK: %1 = call <1 x float> @llvm.genx.GenISA.ldrawvector.indexed.v1f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %src, i32 4, i1 false)
; CHECK: %2 = extractelement <1 x float> %1, {{i[0-9]+}} 0
; CHECK: br label %storeBB
; CHECK-LABEL: storeBB:
; CHECK: call void @llvm.genx.GenISA.storeraw.indexed.p2490368i8.f32(i8 addrspace(2490373)* %0, i32 %src, float 0.000000e+00, i32 4, i1 false)
; CHECK: br label %exitBB
; CHECK-LABEL: exitBB:
; CHECK: %3 = add i32 %src, 4
; CHECK: %4 = call <16 x float> @llvm.genx.GenISA.ldrawvector.indexed.v16f32.p2490373i8(i8 addrspace(2490373)* %0, i32 %3, i32 4, i1 false)
; CHECK: %5 = extractelement <16 x float> %4, {{i[0-9]+}} 11
; CHECK: %6 = extractelement <16 x float> %4, {{i[0-9]+}} 7
; CHECK: %7 = extractelement <16 x float> %4, {{i[0-9]+}} 0
; CHECK: %8 = insertelement <4 x float> undef, float %2, {{i[0-9]+}} 0
; CHECK: %9 = insertelement <4 x float> %8, float %7, {{i[0-9]+}} 1
; CHECK: %10 = insertelement <4 x float> %9, float %6, {{i[0-9]+}} 2
; CHECK: %11 = insertelement <4 x float> %10, float %5, {{i[0-9]+}} 3
; CHECK: ret <4 x float> %11
; Function Attrs: argmemonly nounwind readonly
declare float @llvm.genx.GenISA.ldraw.indexed.f32.p2490373i8(i8 addrspace(2490373)*, i32, i32, i1) argmemonly nounwind readonly
; Function Attrs: argmemonly nounwind writeonly
declare void @llvm.genx.GenISA.storeraw.indexed.p2490368i8.f32(i8 addrspace(2490373)*, i32, float, i32, i1) argmemonly nounwind writeonly
!igc.functions = !{!0, !3, !4}
!0 = !{<4 x float> (i32)* @f0, !1}
!3 = !{<4 x float> (i32)* @f1, !1}
!4 = !{<4 x float> (i32)* @f2, !1}
!1 = !{!2}
!2 = !{!"function_type", i32 0}
|
