1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2017-2024 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; REQUIRES: llvm-14-plus
; RUN: igc_opt --opaque-pointers -igc-custom-safe-opt -S %s -o %t.ll
; RUN: FileCheck %s --input-file=%t.ll
declare i16 @llvm.genx.GenISA.simdLaneId()
declare i32 @llvm.genx.GenISA.WaveShuffleIndex.i32(i32, i32, i32)
declare double @llvm.genx.GenISA.WaveShuffleIndex.f64(double, i32, i32)
; Change the call in simple case
define void @test_transformation_zext_XOR_null(i32 %x) nounwind {
entry:
%simdLaneId = call i16 @llvm.genx.GenISA.simdLaneId()
%xor = xor i16 %simdLaneId, 1
%xor.i = zext i16 %xor to i32
%simdShuffle = call i32 @llvm.genx.GenISA.WaveShuffleIndex.i32(i32 %x, i32 %xor.i, i32 0)
ret void
}
; CHECK-LABEL: @test_transformation_zext_XOR_null
; CHECK: call i32 @llvm.genx.GenISA.simdShuffleXor{{.*}}(i32 %x, i32 1)
; Change the call in simple case, zext first on simdLaneId
define void @test_transformation_null_XOR_zext(i32 %x) nounwind {
entry:
%simdLaneId16 = call i16 @llvm.genx.GenISA.simdLaneId()
%simdLaneId = zext i16 %simdLaneId16 to i32
%xor = xor i32 %simdLaneId, 2
%simdShuffle.2 = call i32 @llvm.genx.GenISA.WaveShuffleIndex.i32(i32 %x, i32 %xor, i32 0)
ret void
}
; CHECK-LABEL: @test_transformation_null_XOR_zext
; CHECK: call i32 @llvm.genx.GenISA.simdShuffleXor{{.*}}(i32 %x, i32 2)
; Change the call in simple case, zext + and on simdLaneId
define void @test_transformation_null_XOR_zext_and(i32 %x) nounwind {
entry:
%simdLaneId16 = call i16 @llvm.genx.GenISA.simdLaneId()
%and = and i16 %simdLaneId16, 63
%simdLaneId = zext i16 %and to i32
%xor = xor i32 %simdLaneId, 2
%simdShuffle.2 = call i32 @llvm.genx.GenISA.WaveShuffleIndex.i32(i32 %x, i32 %xor, i32 0)
ret void
}
; CHECK-LABEL: @test_transformation_null_XOR_zext_and
; CHECK: call i32 @llvm.genx.GenISA.simdShuffleXor{{.*}}(i32 %x, i32 2)
; Change the call in simple case, and + zext on simdLaneId
define void @test_transformation_null_XOR_and_zext(i32 %x) nounwind {
entry:
%simdLaneId16 = call i16 @llvm.genx.GenISA.simdLaneId()
%simdLaneId = zext i16 %simdLaneId16 to i32
%and = and i32 %simdLaneId, 63
%xor = xor i32 %and, 2
%simdShuffle.2 = call i32 @llvm.genx.GenISA.WaveShuffleIndex.i32(i32 %x, i32 %xor, i32 0)
ret void
}
; CHECK-LABEL: @test_transformation_null_XOR_and_zext
; CHECK: call i32 @llvm.genx.GenISA.simdShuffleXor{{.*}}(i32 %x, i32 2)
; Change the call in simple case, and + zext on xor
define void @test_transformation_and_zext_XOR_null(i32 %x) nounwind {
entry:
%simdLaneId16 = call i16 @llvm.genx.GenISA.simdLaneId()
%xor16 = xor i16 %simdLaneId16, 2
%xor = zext i16 %xor16 to i32
%and = and i32 %xor, 63
%simdShuffle.2 = call i32 @llvm.genx.GenISA.WaveShuffleIndex.i32(i32 %x, i32 %and, i32 0)
ret void
}
; CHECK-LABEL: @test_transformation_and_zext_XOR_null
; CHECK: call i32 @llvm.genx.GenISA.simdShuffleXor{{.*}}(i32 %x, i32 2)
; Change the call in double case too
define void @test_transformation_double(double %x) nounwind {
entry:
%simdLaneId = call i16 @llvm.genx.GenISA.simdLaneId()
%xor = xor i16 %simdLaneId, 15
%xor.i = zext i16 %xor to i32
%simdShuffle = call double @llvm.genx.GenISA.WaveShuffleIndex.f64(double %x, i32 %xor.i, i32 0)
ret void
}
; CHECK-LABEL: @test_transformation_double
; CHECK: call double @llvm.genx.GenISA.simdShuffleXor{{.*}}(double %x, i32 15)
; Change both calls when the value is splitted into high and low parts
define void @test_transformation_splitted(i64 %x) nounwind {
entry:
%vec = bitcast i64 %x to <2 x i32>
%scalar1 = extractelement <2 x i32> %vec, i32 0
%scalar2 = extractelement <2 x i32> %vec, i32 1
%simdLaneId16 = call i16 @llvm.genx.GenISA.simdLaneId()
%xor = xor i16 %simdLaneId16, 8
%xor.i = zext i16 %xor to i32
%simdShuffle = call i32 @llvm.genx.GenISA.WaveShuffleIndex.i32(i32 %scalar1, i32 %xor.i, i32 0)
%simdShuffle2 = call i32 @llvm.genx.GenISA.WaveShuffleIndex.i32(i32 %scalar2, i32 %xor.i, i32 0)
%assembled.vect = insertelement <2 x i32> undef, i32 %simdShuffle, i32 0
%assembled.vect2 = insertelement <2 x i32> %assembled.vect, i32 %simdShuffle2, i32 1
ret void
}
; CHECK-LABEL: @test_transformation_splitted
; CHECK: [[I1:%[a-zA-Z0-9.]+]] = call i32 @llvm.genx.GenISA.simdShuffleXor{{.*}}(i32 %scalar1, i32 8)
; CHECK: [[I2:%[a-zA-Z0-9.]+]] = call i32 @llvm.genx.GenISA.simdShuffleXor{{.*}}(i32 %scalar2, i32 8)
; CHECK: [[RES:%[a-zA-Z0-9.]+]] = insertelement <2 x i32> undef, i32 [[I1]], i32 0
; CHECK: insertelement <2 x i32> [[RES]], i32 [[I2]], i32 1
; Do not change the call if xor is not constant
define void @test_no_constant(i32 %x, i16 %xor_value) nounwind {
entry:
%simdLaneId = call i16 @llvm.genx.GenISA.simdLaneId()
%xor = xor i16 %simdLaneId, %xor_value
%xor.i = zext i16 %xor to i32
%simdShuffle = call i32 @llvm.genx.GenISA.WaveShuffleIndex.i32(i32 %x, i32 %xor.i, i32 0)
ret void
}
; CHECK-LABEL: @test_no_constant
; CHECK: call i32 @llvm.genx.GenISA.WaveShuffleIndex.{{.*}}(i32 %x, i32 %xor.i, i32 0)
; Do not the call if helper lines (3rd param) is non-zero
define void @test_transformation_helper_lines(i32 %x) nounwind {
entry:
%simdLaneId = call i16 @llvm.genx.GenISA.simdLaneId()
%xor = xor i16 %simdLaneId, 1
%xor.i = zext i16 %xor to i32
%simdShuffle = call i32 @llvm.genx.GenISA.WaveShuffleIndex.i32(i32 %x, i32 %xor.i, i32 1)
ret void
}
; CHECK-LABEL: @test_transformation_helper_lines
; CHECK: call i32 @llvm.genx.GenISA.WaveShuffleIndex.{{.*}}(i32 %x, i32 %xor.i, i32 1)
|
