1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: igc_opt --igc-vectorizer -S -dce < %s 2>&1 | FileCheck %s
define spir_kernel void @quux() {
; CHECK-LABEL: @quux(
; CHECK-NEXT: bb43:
; CHECK-NEXT: br label [[BB123:%.*]]
; CHECK: bb60:
; CHECK-NEXT: br label [[BB88:%.*]]
; CHECK: bb88:
; CHECK-NEXT: [[VECTORIZED_PHI:%.*]] = phi <8 x float> [ zeroinitializer, [[BB60:%.*]] ], [ [[TMP113:%.*]], [[BB88]] ]
; CHECK-NEXT: [[TMP112:%.*]] = call <8 x float> @llvm.genx.GenISA.sub.group.dpas.v8f32.v8f32.v8i16.v8i32(<8 x float> [[VECTORIZED_PHI]], <8 x i16> zeroinitializer, <8 x i32> zeroinitializer, i32 0, i32 0, i32 0, i32 0, i1 false)
; CHECK-NEXT: [[TMP113]] = call <8 x float> @llvm.genx.GenISA.sub.group.dpas.v8f32.v8f32.v8i16.v8i32(<8 x float> zeroinitializer, <8 x i16> zeroinitializer, <8 x i32> zeroinitializer, i32 0, i32 0, i32 0, i32 0, i1 false)
; CHECK-NEXT: br i1 false, label [[BB88]], label [[BB123]]
; CHECK: bb123:
; CHECK-NEXT: [[VECTORIZED_PHI1:%.*]] = phi <8 x float> [ zeroinitializer, [[BB43:%.*]] ], [ [[TMP113]], [[BB88]] ]
; CHECK-NEXT: [[TMP151:%.*]] = bitcast <8 x float> [[VECTORIZED_PHI1]] to <8 x i32>
; CHECK-NEXT: call void @llvm.genx.GenISA.LSC2DBlockWrite.v8i32(i64 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i1 false, i1 false, i32 0, <8 x i32> [[TMP151]])
; CHECK-NEXT: ret void
;
bb43:
br label %bb123
bb60: ; No predecessors!
br label %bb88
bb88: ; preds = %bb88, %bb60
%tmp90 = phi float [ 0.000000e+00, %bb60 ], [ %tmp114, %bb88 ]
%tmp91 = phi float [ 0.000000e+00, %bb60 ], [ %tmp115, %bb88 ]
%tmp92 = phi float [ 0.000000e+00, %bb60 ], [ %tmp116, %bb88 ]
%tmp93 = phi float [ 0.000000e+00, %bb60 ], [ %tmp117, %bb88 ]
%tmp94 = phi float [ 0.000000e+00, %bb60 ], [ %tmp118, %bb88 ]
%tmp95 = phi float [ 0.000000e+00, %bb60 ], [ %tmp119, %bb88 ]
%tmp96 = phi float [ 0.000000e+00, %bb60 ], [ %tmp120, %bb88 ]
%tmp97 = phi float [ 0.000000e+00, %bb60 ], [ %tmp121, %bb88 ]
%tmp104 = insertelement <8 x float> zeroinitializer, float %tmp90, i64 0
%tmp105 = insertelement <8 x float> %tmp104, float %tmp91, i64 1
%tmp106 = insertelement <8 x float> %tmp105, float %tmp92, i64 2
%tmp107 = insertelement <8 x float> %tmp106, float %tmp93, i64 3
%tmp108 = insertelement <8 x float> %tmp107, float %tmp94, i64 4
%tmp109 = insertelement <8 x float> %tmp108, float %tmp95, i64 5
%tmp110 = insertelement <8 x float> %tmp109, float %tmp96, i64 6
%tmp111 = insertelement <8 x float> %tmp110, float %tmp97, i64 7
%tmp112 = call <8 x float> @llvm.genx.GenISA.sub.group.dpas.v8f32.v8f32.v8i16.v8i32(<8 x float> %tmp111, <8 x i16> zeroinitializer, <8 x i32> zeroinitializer, i32 0, i32 0, i32 0, i32 0, i1 false)
%tmp113 = call <8 x float> @llvm.genx.GenISA.sub.group.dpas.v8f32.v8f32.v8i16.v8i32(<8 x float> zeroinitializer, <8 x i16> zeroinitializer, <8 x i32> zeroinitializer, i32 0, i32 0, i32 0, i32 0, i1 false)
%tmp114 = extractelement <8 x float> %tmp113, i64 0
%tmp115 = extractelement <8 x float> %tmp113, i64 1
%tmp116 = extractelement <8 x float> %tmp113, i64 2
%tmp117 = extractelement <8 x float> %tmp113, i64 3
%tmp118 = extractelement <8 x float> %tmp113, i64 4
%tmp119 = extractelement <8 x float> %tmp113, i64 5
%tmp120 = extractelement <8 x float> %tmp113, i64 6
%tmp121 = extractelement <8 x float> %tmp113, i64 7
br i1 false, label %bb88, label %bb123
bb123: ; preds = %bb88, %bb43
%tmp133 = phi float [ 0.000000e+00, %bb43 ], [ %tmp114, %bb88 ]
%tmp134 = phi float [ 0.000000e+00, %bb43 ], [ %tmp115, %bb88 ]
%tmp135 = phi float [ 0.000000e+00, %bb43 ], [ %tmp116, %bb88 ]
%tmp136 = phi float [ 0.000000e+00, %bb43 ], [ %tmp117, %bb88 ]
%tmp137 = phi float [ 0.000000e+00, %bb43 ], [ %tmp118, %bb88 ]
%tmp138 = phi float [ 0.000000e+00, %bb43 ], [ %tmp119, %bb88 ]
%tmp139 = phi float [ 0.000000e+00, %bb43 ], [ %tmp120, %bb88 ]
%tmp140 = phi float [ 0.000000e+00, %bb43 ], [ %tmp121, %bb88 ]
%tmp143 = insertelement <8 x float> zeroinitializer, float %tmp133, i64 0
%tmp144 = insertelement <8 x float> %tmp143, float %tmp134, i64 1
%tmp145 = insertelement <8 x float> %tmp144, float %tmp135, i64 2
%tmp146 = insertelement <8 x float> %tmp145, float %tmp136, i64 3
%tmp147 = insertelement <8 x float> %tmp146, float %tmp137, i64 4
%tmp148 = insertelement <8 x float> %tmp147, float %tmp138, i64 5
%tmp149 = insertelement <8 x float> %tmp148, float %tmp139, i64 6
%tmp150 = insertelement <8 x float> %tmp149, float %tmp140, i64 7
%tmp151 = bitcast <8 x float> %tmp150 to <8 x i32>
call void @llvm.genx.GenISA.LSC2DBlockWrite.v8i32(i64 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i1 false, i1 false, i32 0, <8 x i32> %tmp151)
ret void
}
declare <8 x float> @llvm.genx.GenISA.sub.group.dpas.v8f32.v8f32.v8i16.v8i32(<8 x float>, <8 x i16>, <8 x i32>, i32, i32, i32, i32, i1)
declare <8 x i16> @llvm.genx.GenISA.LSC2DBlockRead.v8i16(i64, i32, i32, i32, i32, i32, i32, i32, i32, i32, i1, i1, i32)
declare <8 x i32> @llvm.genx.GenISA.LSC2DBlockRead.v8i32(i64, i32, i32, i32, i32, i32, i32, i32, i32, i32, i1, i1, i32)
declare void @llvm.genx.GenISA.LSC2DBlockWrite.v8i32(i64, i32, i32, i32, i32, i32, i32, i32, i32, i32, i1, i1, i32, <8 x i32>)
|
