1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2024 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; RUN: igc_opt -igc-int-type-legalizer -S %s | FileCheck %s
define i64 @src(i32 %in) {
%a = inttoptr i32 %in to i56 addrspace(3)*
%b = load i56, i56 addrspace(3)* %a, align 1
%result = zext i56 %b to i64
ret i64 %result
}
define i32 @src1(i16 %in) {
%a = inttoptr i16 %in to i23 addrspace(3)*
%b = load i23, i23 addrspace(3)* %a, align 1
%result = zext i23 %b to i32
ret i32 %result
}
; CHECK-LABEL: define i64 @src(
; CHECK: %1 = bitcast i56 addrspace(3)* %a to i64 addrspace(3)*
; CHECK: %2 = load i64, i64 addrspace(3)* %1, align 1
; CHECK: %3 = and i64 %2, 72057594037927935
; CHECK-LABEL: define i32 @src1(
; CHECK: %1 = bitcast i23 addrspace(3)* %a to i32 addrspace(3)*
; CHECK: %2 = load i32, i32 addrspace(3)* %1, align 1
; CHECK: %3 = and i32 %2, 8388607
|
