1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2022 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; RUN: igc_opt -igc-promote-bools -S %s -o %t.ll
; RUN: FileCheck %s --input-file=%t.ll
define spir_func void @bitcast_i32_to_i1() {
%1 = alloca i32, align 1
%2 = bitcast i32* %1 to i1*
%3 = load i1, i1* %2
ret void
}
; CHECK-LABEL: define spir_func void @bitcast_i32_to_i1()
; CHECK-NEXT: %1 = alloca i32, align 1
; CHECK-NEXT: %2 = bitcast i32* %1 to i8*
; CHECK-NEXT: %3 = load i8, i8* %2
define spir_func void @bitcast_i8_to_i1() {
%1 = alloca i8, align 1
%2 = bitcast i8* %1 to i1*
%3 = load i1, i1* %2
ret void
}
; CHECK-LABEL: define spir_func void @bitcast_i8_to_i1()
; CHECK-NEXT: %1 = alloca i8, align 1
; CHECK-NEXT: %2 = load i8, i8* %1
define spir_func void @addrspacecast_i32_to_i1() {
%1 = alloca i32, align 1
%2 = addrspacecast i32* %1 to i1 addrspace(4)*
%3 = load i1, i1 addrspace(4)* %2
ret void
}
; CHECK-LABEL: define spir_func void @addrspacecast_i32_to_i1()
; CHECK-NEXT: %1 = alloca i32, align 1
; CHECK-NEXT: %2 = addrspacecast i32* %1 to i8 addrspace(4)*
; CHECK-NEXT: %3 = load i8, i8 addrspace(4)* %2
define spir_func void @addrspacecast_i1() {
%1 = alloca i1, align 1
%2 = addrspacecast i1* %1 to i1 addrspace(4)*
%3 = load i1, i1 addrspace(4)* %2
ret void
}
; CHECK-LABEL: define spir_func void @addrspacecast_i1()
; CHECK-NEXT: %1 = alloca i8, align 1
; CHECK-NEXT: %2 = addrspacecast i8* %1 to i8 addrspace(4)*
; CHECK-NEXT: %3 = load i8, i8 addrspace(4)* %2
|
