1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2022-2024 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
;
; RUN: igc_opt -enable-debugify --igc-resolve-ocl-raytracing-builtins -platformdg2 -S < %s 2>&1 | FileCheck %s
; ------------------------------------------------
; ResolveOCLRaytracingBuiltins
; ------------------------------------------------
; Test checks builtins lowering
; Debug-info related check
; CHECK-NOT: WARNING
; CHECK: CheckModuleDebugify: PASS
%struct.rtglobals_t = type opaque
%struct.rtfence_t = type opaque
declare spir_func i8 addrspace(4)* @__builtin_IB_intel_get_rt_stack(%struct.rtglobals_t addrspace(1)*)
define spir_func i8 addrspace(4)* @test_intel_get_rt_stack(%struct.rtglobals_t addrspace(1)* %rtglobals) {
; CHECK-LABEL: @test_intel_get_rt_stack
; CHECK: getelementptr inbounds %"struct.IGC::RayDispatchGlobalData", %"struct.IGC::RayDispatchGlobalData" addrspace(1)* {{%.*}}
; CHECK: {{%.*}} = load i64, i64 addrspace(1)* {{%.*}}
; CHECK: {{%.*}} = call i16 @llvm.genx.GenISA.simdLaneIdReplicate()
; CHECK: {{%.*}} = load i32, i32 addrspace(1)* {{%.*}}
%ptr = call spir_func i8 addrspace(4)* @__builtin_IB_intel_get_rt_stack(%struct.rtglobals_t addrspace(1)* %rtglobals)
ret i8 addrspace(4)* %ptr
}
declare spir_func i8 addrspace(4)* @__builtin_IB_intel_get_thread_btd_stack(%struct.rtglobals_t addrspace(1)*) local_unnamed_addr
define spir_func i8 addrspace(4)* @test_intel_get_thread_btd_stack(%struct.rtglobals_t addrspace(1)* %rtglobals) {
; CHECK-LABEL: @test_intel_get_thread_btd_stack
; CHECK: getelementptr inbounds %"struct.IGC::RayDispatchGlobalData", %"struct.IGC::RayDispatchGlobalData" addrspace(1)* {{%.*}}
; CHECK: {{%.*}} = load i64, i64 addrspace(1)* {{%.*}}
; CHECK: {{%.*}} = load i32, i32 addrspace(1)* {{%.*}}
; CHECK: {{%.*}} = load i32, i32 addrspace(1)* {{%.*}}
; CHECK: {{%.*}} = call i32 @llvm.genx.GenISA.dual.subslice.id()
; CHECK: {{%.*}} = call i16 @llvm.genx.GenISA.AsyncStackID()
%ptr = call spir_func i8 addrspace(4)* @__builtin_IB_intel_get_thread_btd_stack(%struct.rtglobals_t addrspace(1)* %rtglobals)
ret i8 addrspace(4)* %ptr
}
declare spir_func i8 addrspace(4)* @__builtin_IB_intel_get_global_btd_stack(%struct.rtglobals_t addrspace(1)*) local_unnamed_addr
define spir_func i8 addrspace(4)* @test_intel_get_global_btd_stack(%struct.rtglobals_t addrspace(1)* %rtglobals) {
; CHECK-LABEL: @test_intel_get_global_btd_stack
; CHECK: getelementptr inbounds %"struct.IGC::RayDispatchGlobalData", %"struct.IGC::RayDispatchGlobalData" addrspace(1)* {{%.*}}
; CHECK: {{%.*}} = load i64, i64 addrspace(1)* {{%.*}}
; CHECK: {{%.*}} = load i32, i32 addrspace(1)* {{%.*}}
; CHECK: {{%.*}} = load i32, i32 addrspace(1)* {{%.*}}
; CHECK: {{%.*}} = call i32 @llvm.genx.GenISA.dual.subslice.id()
; CHECK-NOT: @llvm.genx.GenISA.AsyncStackID()
%ptr = call spir_func i8 addrspace(4)* @__builtin_IB_intel_get_global_btd_stack(%struct.rtglobals_t addrspace(1)* %rtglobals)
ret i8 addrspace(4)* %ptr
}
declare spir_func %struct.rtfence_t* @__builtin_IB_intel_dispatch_trace_ray_query(%struct.rtglobals_t addrspace(1)*, i32, i32)
define spir_func %struct.rtfence_t* @test_intel_dispatch_trace_ray_query(%struct.rtglobals_t addrspace(1)* %rtglobals, i32 %bvhlevel, i32 %ctrl) {
; CHECK-LABEL: @test_intel_dispatch_trace_ray_query
; CHECK: call void @llvm.genx.GenISA.LSCFence(i32 0, i32 1, i32 0)
; CHECK: {{%.*}} = and i32 {{%.*}}, 7
; CHECK: {{%.*}} = and i32 {{%.*}}, 3
; CHECK: {{%.*}} = shl i32 {{%.*}}, 8
; CHECK: {{%.*}} = call i32 @llvm.genx.GenISA.TraceRaySync
%ptr = call spir_func %struct.rtfence_t* @__builtin_IB_intel_dispatch_trace_ray_query(%struct.rtglobals_t addrspace(1)* %rtglobals, i32 %bvhlevel, i32 %ctrl)
ret %struct.rtfence_t* %ptr
}
declare spir_func void @__builtin_IB_intel_rt_sync(%struct.rtfence_t*)
define spir_func void @test_intel_rt_sync(%struct.rtfence_t* %fence) {
; CHECK-LABEL: @test_intel_rt_sync
; CHECK: call void @llvm.genx.GenISA.ReadTraceRaySync
call spir_func void @__builtin_IB_intel_rt_sync(%struct.rtfence_t* %fence)
ret void
}
declare spir_func i8 addrspace(1)* @__builtin_IB_intel_get_rt_global_buffer()
define spir_func i8 addrspace(1)* @test_intel_get_rt_global_buffer() {
; CHECK-LABEL: @test_intel_get_rt_global_buffer
; CHECK: {{%.*}} = call align 256 %"struct.IGC::RayDispatchGlobalData" addrspace(1)* @"llvm.genx.GenISA.GlobalBufferPointer.p1struct.IGC::RayDispatchGlobalData"()
%ptr = call spir_func i8 addrspace(1)* @__builtin_IB_intel_get_rt_global_buffer()
ret i8 addrspace(1)* %ptr
}
|
