1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2023-2024 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
;
; REQUIRES: llvm-14-plus
; RUN: igc_opt --opaque-pointers --enable-debugify --igc-runtimevalue-vector-extract-pass -S < %s 2>&1 | FileCheck %s
; ------------------------------------------------
; RuntimeValueVectorExtractPass
; ------------------------------------------------
; Test checks that extractelement from vector RuntimeValue call
; is replaced by scalar RuntimeValue call.
; Debug-info related check
; CHECK-NOT: WARNING
; CHECK: CheckModuleDebugify: PASS
;
define void @test_runtime_extract32() {
; CHECK-LABEL: @test_runtime_extract32(
; CHECK: [[TMP2:%.*]] = call i32 @llvm.genx.GenISA.RuntimeValue.i32(i32 4)
; CHECK: call void @use.i32(i32 [[TMP2]])
;
%1 = call <4 x i32> @llvm.genx.GenISA.RuntimeValue.v4i32(i32 1)
%2 = extractelement <4 x i32> %1, i32 3
call void @use.i32(i32 %2)
ret void
}
define void @test_runtime_extract64() {
; CHECK-LABEL: @test_runtime_extract64(
; CHECK: [[TMP2:%.*]] = call i64 @llvm.genx.GenISA.RuntimeValue.i64(i32 3)
; CHECK: call void @use.i64(i64 [[TMP2]])
;
%1 = call <4 x i64> @llvm.genx.GenISA.RuntimeValue.v4i64(i32 1)
%2 = extractelement <4 x i64> %1, i32 1
call void @use.i64(i64 %2)
ret void
}
declare <4 x i32> @llvm.genx.GenISA.RuntimeValue.v4i32(i32)
declare <4 x i64> @llvm.genx.GenISA.RuntimeValue.v4i64(i32)
declare void @use.i32(i32)
declare void @use.i64(i64)
|
