1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2024 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; RUN: igc_opt %s -S --shrink-array-alloca | FileCheck %s
;
define float @f0(i32 %index, <4 x float> %data) #1 {
Label-0:
%alloca = alloca [64 x <4 x float>], align 16
; CHECK: [[ALLOCA:%[A-z0-9]*]] = alloca [64 x <2 x float>], align 8
%addr = getelementptr [64 x <4 x float>], [64 x <4 x float>]* %alloca, i32 0, i32 %index
; CHECK: [[ADDR:%[A-z0-9]*]] = getelementptr [64 x <2 x float>], [64 x <2 x float>]* [[ALLOCA]], i32 0, i32 %index
store <4 x float> %data, <4 x float>* %addr, align 16
; CHECK: [[DATAY:%[A-z0-9]*]] = extractelement <4 x float> %data, i64 1
; CHECK-NEXT: [[DATAZ:%[A-z0-9]*]] = extractelement <4 x float> %data, i64 3
; CHECK-NEXT: [[VEC0:%[A-z0-9]*]] = insertelement <2 x float> undef, float [[DATAY]], i64 0
; CHECK-NEXT: [[VEC1:%[A-z0-9]*]] = insertelement <2 x float> [[VEC0]], float [[DATAZ]], i64 1
; CHECK-NEXT: store <2 x float> [[VEC1]], <2 x float>* [[ADDR]], align 8
%addr1 = getelementptr [64 x <4 x float>], [64 x <4 x float>]* %alloca, i32 0, i32 %index
; CHECK: [[ADDR:%[A-z0-9]*]] = getelementptr [64 x <2 x float>], [64 x <2 x float>]* [[ALLOCA]], i32 0, i32 %index
%vec = load <4 x float>, <4 x float>* %addr1
; CHECK: [[VEC2:%[A-z0-9]*]] = load <2 x float>, <2 x float>* [[ADDR]], align 8
%a = extractelement <4 x float> %vec, i64 1
; CHECK: [[A:%[A-z0-9]*]] = extractelement <2 x float> [[VEC2]], i64 0
%b = extractelement <4 x float> %vec, i64 3
; CHECK: [[B:%[A-z0-9]*]] = extractelement <2 x float> [[VEC2]], i64 1
%c = fadd float %a, %b
; CHECK: [[C:%[A-z0-9]*]] = fadd float [[A]], [[B]]
ret float %c
; CHECK: ret float [[C]]
}
attributes #1 = { "null-pointer-is-valid"="true" }
|
