1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2023 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; RUN: igc_opt %s -S -o - -types-legalization-pass | FileCheck %s
define spir_kernel void @f0([120004 x double] addrspace(1)* addrspace(1)* %arg) {
entry:
%ptr = load [120004 x double] addrspace(1)*, [120004 x double] addrspace(1)* addrspace(1)* %arg, align 8
store [120004 x double] zeroinitializer, [120004 x double] addrspace(1)* %ptr, align 8
; CHECK: [[TMP0:%.*]] = bitcast [120004 x double] addrspace(1)* %ptr to i8 addrspace(1)*
; CHECK: call void @llvm.memset.p1i8.i64(i8 addrspace(1)* align 8 [[TMP0]], i8 0, i64 960032, i1 false)
ret void
}
define spir_kernel void @f1([10 x double] addrspace(1)* %arg) {
entry:
store [10 x double] [double 1.000000e+00, double 2.000000e+00, double 3.000000e+00, double 4.000000e+00, double 5.000000e+00, double 6.000000e+00, double 7.000000e+00, double 8.000000e+00, double 9.000000e+00, double 10.000000e+00], [10 x double] addrspace(1)* %arg, align 8
; CHECK: [[TMP0:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG:%.*]], i32 0, i32 0
; CHECK: store double 1.000000e+00, double addrspace(1)* [[TMP0]]
; CHECK: [[TMP1:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 1
; CHECK: store double 2.000000e+00, double addrspace(1)* [[TMP1]]
; CHECK: [[TMP2:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 2
; CHECK: store double 3.000000e+00, double addrspace(1)* [[TMP2]]
; CHECK: [[TMP3:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 3
; CHECK: store double 4.000000e+00, double addrspace(1)* [[TMP3]]
; CHECK: [[TMP4:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 4
; CHECK: store double 5.000000e+00, double addrspace(1)* [[TMP4]]
; CHECK: [[TMP5:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 5
; CHECK: store double 6.000000e+00, double addrspace(1)* [[TMP5]]
; CHECK: [[TMP6:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 6
; CHECK: store double 7.000000e+00, double addrspace(1)* [[TMP6]]
; CHECK: [[TMP7:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 7
; CHECK: store double 8.000000e+00, double addrspace(1)* [[TMP7]]
; CHECK: [[TMP8:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 8
; CHECK: store double 9.000000e+00, double addrspace(1)* [[TMP8]]
; CHECK: [[TMP9:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 9
; CHECK: store double 1.000000e+01, double addrspace(1)* [[TMP9]]
ret void
}
define spir_kernel void @f2([10 x double] addrspace(1)* %arg) {
entry:
store [10 x double] [double 1.000000e+00, double 1.000000e+00, double 1.000000e+00, double 1.000000e+00, double 1.000000e+00, double 1.000000e+00, double 1.000000e+00, double 1.000000e+00, double 1.000000e+00, double 1.000000e+00], [10 x double] addrspace(1)* %arg, align 8
; CHECK: [[TMP0:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG:%.*]], i32 0, i32 0
; CHECK: store double 1.000000e+00, double addrspace(1)* [[TMP0]]
; CHECK: [[TMP1:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 1
; CHECK: store double 1.000000e+00, double addrspace(1)* [[TMP1]]
; CHECK: [[TMP2:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 2
; CHECK: store double 1.000000e+00, double addrspace(1)* [[TMP2]]
; CHECK: [[TMP3:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 3
; CHECK: store double 1.000000e+00, double addrspace(1)* [[TMP3]]
; CHECK: [[TMP4:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 4
; CHECK: store double 1.000000e+00, double addrspace(1)* [[TMP4]]
; CHECK: [[TMP5:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 5
; CHECK: store double 1.000000e+00, double addrspace(1)* [[TMP5]]
; CHECK: [[TMP6:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 6
; CHECK: store double 1.000000e+00, double addrspace(1)* [[TMP6]]
; CHECK: [[TMP7:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 7
; CHECK: store double 1.000000e+00, double addrspace(1)* [[TMP7]]
; CHECK: [[TMP8:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 8
; CHECK: store double 1.000000e+00, double addrspace(1)* [[TMP8]]
; CHECK: [[TMP9:%.*]] = getelementptr [10 x double], [10 x double] addrspace(1)* [[ARG]], i32 0, i32 9
; CHECK: store double 1.000000e+00, double addrspace(1)* [[TMP9]]
ret void
}
define spir_kernel void @f3([8 x <2 x double>] addrspace(1)* %arg) {
entry:
store [8 x <2 x double>] [<2 x double> <double 0.000000e+00, double 0.000000e+00>, <2 x double> <double 0.000000e+00, double 0.000000e+00>, <2 x double> <double 0.000000e+00, double 0.000000e+00>, <2 x double> <double 0.000000e+00, double 0.000000e+00>, <2 x double> <double 0.000000e+00, double 0.000000e+00>, <2 x double> <double 0.000000e+00, double 0.000000e+00>, <2 x double> <double 0.000000e+00, double 0.000000e+00>, <2 x double> <double 0.000000e+00, double 0.000000e+00>], [8 x <2 x double>] addrspace(1)* %arg, align 8
; CHECK: [[TMP0:%.*]] = getelementptr [8 x <2 x double>], [8 x <2 x double>] addrspace(1)* [[ARG:%.*]], i32 0, i32 0
; CHECK: store <2 x double> zeroinitializer, <2 x double> addrspace(1)* [[TMP0]]
; CHECK: [[TMP1:%.*]] = getelementptr [8 x <2 x double>], [8 x <2 x double>] addrspace(1)* [[ARG]], i32 0, i32 1
; CHECK: store <2 x double> zeroinitializer, <2 x double> addrspace(1)* [[TMP1]]
; CHECK: [[TMP2:%.*]] = getelementptr [8 x <2 x double>], [8 x <2 x double>] addrspace(1)* [[ARG]], i32 0, i32 2
; CHECK: store <2 x double> zeroinitializer, <2 x double> addrspace(1)* [[TMP2]]
; CHECK: [[TMP3:%.*]] = getelementptr [8 x <2 x double>], [8 x <2 x double>] addrspace(1)* [[ARG]], i32 0, i32 3
; CHECK: store <2 x double> zeroinitializer, <2 x double> addrspace(1)* [[TMP3]]
; CHECK: [[TMP4:%.*]] = getelementptr [8 x <2 x double>], [8 x <2 x double>] addrspace(1)* [[ARG]], i32 0, i32 4
; CHECK: store <2 x double> zeroinitializer, <2 x double> addrspace(1)* [[TMP4]]
; CHECK: [[TMP5:%.*]] = getelementptr [8 x <2 x double>], [8 x <2 x double>] addrspace(1)* [[ARG]], i32 0, i32 5
; CHECK: store <2 x double> zeroinitializer, <2 x double> addrspace(1)* [[TMP5]]
; CHECK: [[TMP6:%.*]] = getelementptr [8 x <2 x double>], [8 x <2 x double>] addrspace(1)* [[ARG]], i32 0, i32 6
; CHECK: store <2 x double> zeroinitializer, <2 x double> addrspace(1)* [[TMP6]]
; CHECK: [[TMP7:%.*]] = getelementptr [8 x <2 x double>], [8 x <2 x double>] addrspace(1)* [[ARG]], i32 0, i32 7
; CHECK: store <2 x double> zeroinitializer, <2 x double> addrspace(1)* [[TMP7]]
ret void
}
!opencl.kernels = !{!6, !7, !8, !9}
!0 = !{!"kernel_arg_addr_space"}
!1 = !{!"kernel_arg_access_qual"}
!2 = !{!"kernel_arg_type"}
!3 = !{!"kernel_arg_type_qual"}
!4 = !{!"kernel_arg_base_type"}
!5 = !{!"kernel_arg_name"}
!6 = !{void ([120004 x double] addrspace(1)* addrspace(1)*)* @f0, !0, !1, !2, !3, !4, !5}
!7 = !{void ([10 x double] addrspace(1)*)* @f1, !0, !1, !2, !3, !4, !5}
!8 = !{void ([10 x double] addrspace(1)*)* @f2, !0, !1, !2, !3, !4, !5}
!9 = !{void ([8 x <2 x double>] addrspace(1)*)* @f3, !0, !1, !2, !3, !4, !5}
|
