1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2021 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; RUN: llc %s -march=genx64 -mcpu=Gen9 \
; RUN: -vc-skip-ocl-runtime-info \
; RUN: -vc-enable-dbginfo-dumps \
; RUN: -vc-dbginfo-dumps-name-override=%basename_t \
; RUN: -finalizer-opts='-generateDebugInfo' -o /dev/null
; COM: we just check that files exist and can be decoded
; RUN: readelf --debug-dump dbginfo_%basename_t_test_kernel_dwarf.elf
; COM: just check that a file exists
; RUN: test -f dbginfo_%basename_t_test_kernel_gen.dump
; COM: check that the file contains expected sections
; RUN: FileCheck --input-file dbginfo_%basename_t_test_kernel_gen.decoded.dump --check-prefix=CHECK_GEN_DEBUG_DECODED %s
; CHECK_GEN_DEBUG_DECODED: Compiled Kernel Debug Info Dump
; CHECK_GEN_DEBUG_DECODED: <VISADebugInfo>
; CHECK_GEN_DEBUG_DECODED-NEXT: Kernel: test_kernel
; CHECK_GEN_DEBUG_DECODED: CFI:
; CHECK_GEN_DEBUG_DECODED: Vars:
; CHECK_GEN_DEBUG_DECODED: CisaIndex:
; CHECK_GEN_DEBUG_DECODED: </VISADebugInfo>
; COM: check that the file contains expected sections
; RUN: FileCheck --input-file dbginfo_%basename_t_test_kernel_visa.mapping --check-prefix=CHECK_VISA_MAPPING %s
; CHECK_VISA_MAPPING: VisaMapping for <test_kernel>
; CHECK_VISA_MAPPING-NEXT: {{\[}}[[#]];[[#]]):
target datalayout = "e-p:64:64-i64:64-n8:16:32"
target triple = "genx64-unknown-unknown"
; Function Attrs: nounwind readonly
declare <8 x i64> @llvm.genx.oword.ld.v8i64(i32, i32, i32) #1
; Function Attrs: nounwind
declare void @llvm.genx.oword.st.v8i64(i32, i32, <8 x i64>) #2
; Function Attrs: noinline nounwind
define dllexport spir_kernel void @test_kernel(i32 %0, i32 %1) local_unnamed_addr #0 !dbg !12 {
%3 = tail call <8 x i64> @llvm.genx.oword.ld.v8i64(i32 0, i32 %0, i32 0), !dbg !18
%4 = tail call <8 x i64> @llvm.genx.oword.ld.v8i64(i32 0, i32 %0, i32 1)
%5 = add <8 x i64> %4, %3
tail call void @llvm.genx.oword.st.v8i64(i32 %1, i32 0, <8 x i64> %5)
ret void
}
attributes #0 = { noinline nounwind "CMGenxMain" }
attributes #1 = { nounwind readonly }
attributes #2 = { nounwind }
!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!genx.kernels = !{!8}
!genx.kernel.internal = !{!24}
!0 = !{i32 2, !"Dwarf Version", i32 4}
!1 = !{i32 2, !"Debug Info Version", i32 3}
!2 = distinct !DICompileUnit(language: DW_LANG_C_plus_plus, file: !3, producer: "spirv", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !4)
!3 = !DIFile(filename: "kernel_genx.cpp", directory: "/the_directory/")
!4 = !{}
!5 = !{i32 0, i32 0}
!6 = !{i32 1, i32 2}
!7 = !{i16 6, i16 14}
!8 = !{void (i32, i32)* @test_kernel, !"test_kernel", !9, i32 0, !10, !5, !11, i32 0}
!9 = !{i32 2, i32 2}
!10 = !{i32 64, i32 68}
!11 = !{!"buffer_t", !"buffer_t"}
!12 = distinct !DISubprogram(name: "test_kernel", scope: null, file: !3, line: 6, type: !13, scopeLine: 9, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition | DISPFlagMainSubprogram, unit: !2, templateParams: !4, retainedNodes: !4)
!13 = !DISubroutineType(types: !14)
!14 = !{null}
!18 = !DILocation(line: 47, column: 5, scope: !12)
!23 = !{i32 7687}
!24 = !{void (i32, i32)* @test_kernel, null, null, null, null}
|
