1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2021-2023 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; RUN: %opt %use_old_pass_manager% -GenXModule -FunctionGroupAnalysis -march=genx64 \
; RUN: -print-function-group-info -disable-output -mcpu=Gen9 -S < %s | FileCheck \
; RUN: %s --match-full-lines
target datalayout = "e-p:64:64-i64:64-n8:16:32:64"
target triple = "spir64-unknown-unknown"
; COM: SC1
; COM: / \
; COM: SC2 <- SC3
; CHECK: Number of Groups = 0
; CHECK: Number of SubGroups = 3
; CHECK-NEXT: SGR[0] = <
; CHECK-NEXT: {SC1}
; CHECK-NEXT: SC1
; CHECK-NEXT: >
; CHECK-NEXT: SGR[1] = <
; CHECK-NEXT: {SC2}
; CHECK-NEXT: SC2
; CHECK-NEXT: --SGR[0]: <SC1>
; CHECK-NEXT: >
; CHECK-NEXT: SGR[2] = <
; CHECK-NEXT: {SC3}
; CHECK-NEXT: SC3
; CHECK-NEXT: --SGR[0]: <SC1>
; CHECK-NEXT: --SGR[1]: <SC2>
; CHECK-NEXT: >
define internal spir_func void @SC1(i32 %0, i32 %1) #0 {
ret void
}
define internal spir_func void @SC2(i32 %0) #0 {
call spir_func void @SC1(i32 %0, i32 1) #0
ret void
}
define internal spir_kernel void @SC3(i32 %0) #0 {
call spir_func void @SC1(i32 %0, i32 2) #0
call spir_func void @SC2(i32 %0) #0
ret void
}
attributes #0 = { noinline nounwind readnone "CMStackCall" }
|
