1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2021-2023 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; RUN: %opt %use_old_pass_manager% -vc-builtins-bif-path=%VC_BUILTINS_BIF_XeLP% \
; RUN: -GenXBuiltinFunctions -march=genx64 -mtriple=spir64-unknown-unknown \
; RUN: -mcpu=XeLP -S < %s | FileCheck %s
; RUN: %opt %use_old_pass_manager% -vc-builtins-bif-path=%VC_BUILTINS_BIF_Gen9% \
; RUN: -GenXBuiltinFunctions -march=genx64 -mtriple=spir64-unknown-unknown \
; RUN: -mcpu=Gen9 -S < %s | FileCheck %s --check-prefix=CHECK-NOEMU
; CHECK: @test_vector
; CHECK-NEXT: [[FP1:%[^ ]+]] = uitofp <16 x i32> %r to <16 x half>
; CHECK-NEXT: [[IN1:%[^ ]+]] = fptosi <16 x half> [[FP1]] to <16 x i32>
; CHECK-NEXT: [[FP2:%[^ ]+]] = sitofp <16 x i32> [[IN1]] to <16 x half>
; CHECK-NEXT: [[IN2:%[^ ]+]] = fptoui <16 x half> [[FP2]] to <16 x i32>
; CHECK-NEXT: [[FP3:%[^ ]+]] = call <16 x half> @__vc_builtin_uitofp_v16f16(<16 x i64> %r64)
; CHECK-NEXT: [[IN3:%[^ ]+]] = call <16 x i64> @__vc_builtin_fptosi_v16f16(<16 x half> [[FP3]])
; CHECK-NEXT: [[FP4:%[^ ]+]] = call <16 x half> @__vc_builtin_sitofp_v16f16(<16 x i64> [[IN3]])
; CHECK-NEXT: [[IN4:%[^ ]+]] = call <16 x i64> @__vc_builtin_fptoui_v16f16(<16 x half> [[FP4]])
; CHECK-NEXT: ret void
; CHECK-NOEMU: @test_vector
; CHECK-NOEMU-NEXT: [[FP1:%[^ ]+]] = uitofp <16 x i32> %r to <16 x half>
; CHECK-NOEMU-NEXT: [[IN1:%[^ ]+]] = fptosi <16 x half> [[FP1]] to <16 x i32>
; CHECK-NOEMU-NEXT: [[FP2:%[^ ]+]] = sitofp <16 x i32> [[IN1]] to <16 x half>
; CHECK-NOEMU-NEXT: [[IN2:%[^ ]+]] = fptoui <16 x half> [[FP2]] to <16 x i32>
; CHECK-NOEMU-NEXT: [[FP3:%[^ ]+]] = uitofp <16 x i64> %r64 to <16 x half>
; CHECK-NOEMU-NEXT: [[IN3:%[^ ]+]] = fptosi <16 x half> [[FP3]] to <16 x i64>
; CHECK-NOEMU-NEXT: [[FP4:%[^ ]+]] = sitofp <16 x i64> [[IN3]] to <16 x half>
; CHECK-NOEMU-NEXT: [[IN4:%[^ ]+]] = fptoui <16 x half> [[FP4]] to <16 x i64>
; CHECK-NOEMU-NEXT: ret void
define dllexport spir_kernel void @test_vector(<16 x i32> %r, <16 x i64> %r64) {
%fp1 = uitofp <16 x i32> %r to <16 x half>
%in1 = fptosi <16 x half> %fp1 to <16 x i32>
%fp2 = sitofp <16 x i32> %in1 to <16 x half>
%in2 = fptoui <16 x half> %fp2 to <16 x i32>
%fp3 = uitofp <16 x i64> %r64 to <16 x half>
%in3 = fptosi <16 x half> %fp3 to <16 x i64>
%fp4 = sitofp <16 x i64> %in3 to <16 x half>
%in4 = fptoui <16 x half> %fp4 to <16 x i64>
ret void
}
; CHECK: @test_scalar
; CHECK-NEXT: [[FP1:%[^ ]+]] = uitofp i32 %r to half
; CHECK-NEXT: [[IN1:%[^ ]+]] = fptosi half [[FP1]] to i32
; CHECK-NEXT: [[FP2:%[^ ]+]] = sitofp i32 [[IN1]] to half
; CHECK-NEXT: [[IN2:%[^ ]+]] = fptoui half [[FP2]] to i32
; CHECK-NEXT: [[FP3:%[^ ]+]] = call half @__vc_builtin_uitofp_f16(i64 %r64)
; CHECK-NEXT: [[IN3:%[^ ]+]] = call i64 @__vc_builtin_fptosi_f16(half [[FP3]])
; CHECK-NEXT: [[FP4:%[^ ]+]] = call half @__vc_builtin_sitofp_f16(i64 [[IN3]])
; CHECK-NEXT: [[IN4:%[^ ]+]] = call i64 @__vc_builtin_fptoui_f16(half [[FP4]])
; CHECK-NEXT: ret void
; CHECK-NOEMU: @test_scalar
; CHECK-NOEMU-NEXT: [[FP1:%[^ ]+]] = uitofp i32 %r to half
; CHECK-NOEMU-NEXT: [[IN1:%[^ ]+]] = fptosi half [[FP1]] to i32
; CHECK-NOEMU-NEXT: [[FP2:%[^ ]+]] = sitofp i32 [[IN1]] to half
; CHECK-NOEMU-NEXT: [[IN2:%[^ ]+]] = fptoui half [[FP2]] to i32
; CHECK-NOEMU-NEXT: [[FP3:%[^ ]+]] = uitofp i64 %r64 to half
; CHECK-NOEMU-NEXT: [[IN3:%[^ ]+]] = fptosi half [[FP3]] to i64
; CHECK-NOEMU-NEXT: [[FP4:%[^ ]+]] = sitofp i64 [[IN3]] to half
; CHECK-NOEMU-NEXT: [[IN4:%[^ ]+]] = fptoui half [[FP4]] to i64
; CHECK-NOEMU-NEXT: ret void
define dllexport spir_kernel void @test_scalar(i32 %r, i64 %r64) {
%fp1 = uitofp i32 %r to half
%in1 = fptosi half %fp1 to i32
%fp2 = sitofp i32 %in1 to half
%in2 = fptoui half %fp2 to i32
%fp3 = uitofp i64 %r64 to half
%in3 = fptosi half %fp3 to i64
%fp4 = sitofp i64 %in3 to half
%in4 = fptoui half %fp4 to i64
ret void
}
|
