File: addr_reg.ll

package info (click to toggle)
intel-graphics-compiler 1.0.17791.18-1
  • links: PTS, VCS
  • area: main
  • in suites: sid
  • size: 102,312 kB
  • sloc: cpp: 935,343; lisp: 286,143; ansic: 16,196; python: 3,279; yacc: 2,487; lex: 1,642; pascal: 300; sh: 174; makefile: 27
file content (23 lines) | stat: -rw-r--r-- 1,707 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2024 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================

; RUN: %opt %use_old_pass_manager% -GenXLegalization -march=genx64 -mcpu=XeHPC -mtriple=spir64-unknown-unknown -S < %s | FileCheck %s

declare <32 x i32> @llvm.genx.rdregioni.v32i32.v32i32.v32i16(<32 x i32>, i32, i32, i32, <32 x i16>, i32)

; CHECK-LABEL: test
define <32 x i32> @test(<32 x i32> %arg1, <32 x i16> %arg2) {
  ; CHECK: [[SPLIT0_IND:%[^ ]+]] = call <16 x i16> @llvm.genx.rdregioni.v16i16.v32i16.i16(<32 x i16> %arg2, i32 16, i32 16, i32 1, i16 0, i32 undef)
  ; CHECK: [[SPLIT0:%[^ ]+]] = call <16 x i32> @llvm.genx.rdregioni.v16i32.v32i32.v16i16(<32 x i32> %arg1, i32 0, i32 1, i32 0, <16 x i16> [[SPLIT0_IND]], i32 0)
  ; CHECK: [[SPLIT0_JOIN:%[^ ]+]] = call <32 x i32> @llvm.genx.wrregioni.v32i32.v16i32.i16.i1(<32 x i32> undef, <16 x i32> [[SPLIT0]], i32 0, i32 16, i32 1, i16 0, i32 undef, i1 true)
  ; CHECK: [[SPLIT16_IND:%[^ ]+]] = call <16 x i16> @llvm.genx.rdregioni.v16i16.v32i16.i16(<32 x i16> %arg2, i32 16, i32 16, i32 1, i16 32, i32 undef)
  ; CHECK: [[SPLIT16:%[^ ]+]] = call <16 x i32> @llvm.genx.rdregioni.v16i32.v32i32.v16i16(<32 x i32> %arg1, i32 0, i32 1, i32 0, <16 x i16> [[SPLIT16_IND]], i32 0)
  ; CHECK: call <32 x i32> @llvm.genx.wrregioni.v32i32.v16i32.i16.i1(<32 x i32> [[SPLIT0_JOIN]], <16 x i32> [[SPLIT16]], i32 0, i32 16, i32 1, i16 64, i32 undef, i1 true)
  %ins = tail call <32 x i32> @llvm.genx.rdregioni.v32i32.v32i32.v32i16(<32 x i32> %arg1, i32 0, i32 1, i32 0, <32 x i16> %arg2, i32 undef)
  ret <32 x i32> %ins
}