1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2020-2021 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; RUN: %opt %use_old_pass_manager% -GenXLowerJmpTableSwitch -march=genx64 -mtriple=spir64-unknown-unknown \
; RUN: -mcpu=Gen9 -S < %s | FileCheck %s
; CHECK: [[JTCOND:%.new.jt.cond]] = sub i32 %2, 1
; CHECK-NEXT: [[JTDEFAULT:%.jt.default]] = icmp ule i32 [[JTCOND]], 4
; CHECK-NEXT: br i1 [[JTDEFAULT]], label [[JTBLOCK:%.jt]], label %bb1
; CHECK-LABEL: .jt:
; CHECK: [[JTIDX:%switch.jt]] =
; CHECK-SAME: @llvm.vc.internal.jump.table
; CHECK-NEXT: indirectbr i8* [[JTIDX]]
define dllexport spir_kernel void @foo(i32* %0) {
%2 = load i32, i32* %0
switch i32 %2, label %bb1 [
i32 1, label %bb2
i32 2, label %bb3
i32 3, label %bb3
i32 4, label %bb3
i32 5, label %bb3
]
bb1:
br label %bb4
bb2:
br label %bb4
bb3:
br label %bb4
bb4:
%res = phi i32 [0, %bb1], [1, %bb2], [2, %bb3]
store i32 %res, i32* %0
ret void
}
|
