File: atomic_builtins.ll

package info (click to toggle)
intel-graphics-compiler 1.0.17791.18-1
  • links: PTS, VCS
  • area: main
  • in suites: sid
  • size: 102,312 kB
  • sloc: cpp: 935,343; lisp: 286,143; ansic: 16,196; python: 3,279; yacc: 2,487; lex: 1,642; pascal: 300; sh: 174; makefile: 27
file content (45 lines) | stat: -rw-r--r-- 2,198 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2021 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================

; RUN: %opt %use_old_pass_manager% -GenXTranslateSPIRVBuiltins -vc-spirv-builtins-bif-path=%VC_SPIRV_OCL_BIF% -march=genx64 -mcpu=Gen9 -S < %s | FileCheck %s

target datalayout = "e-p:64:64-i64:64-n8:16:32"
; COM: datalayout should stay the same
; CHECK: target datalayout = "e-p:64:64-i64:64-n8:16:32"

declare spir_func i32 @_Z33__spirv_AtomicCompareExchangeWeakPU3AS4iiiiii(i32 addrspace(4)*, i32, i32, i32, i32, i32)

define spir_func i32 @spirv_atomic_compare_exchange_weak(i32 addrspace(4)* %ptr, i32 %exp) {
  %res = call spir_func i32 @_Z33__spirv_AtomicCompareExchangeWeakPU3AS4iiiiii(i32 addrspace(4)* %ptr, i32 1, i32 8, i32 0, i32 1, i32 %exp)
  ret i32 %res
}

declare spir_func i32 @_Z29__spirv_AtomicCompareExchangePU3AS4iiiiii(i32 addrspace(4)*, i32, i32, i32, i32, i32)

define spir_func i32 @spirv_atomic_compare_exchange(i32 addrspace(4)* %ptr, i32 %val, i32 %exp) {
  %res = call spir_func i32 @_Z29__spirv_AtomicCompareExchangePU3AS4iiiiii(i32 addrspace(4)* %ptr, i32 1, i32 16, i32 16, i32 %val, i32 %exp)
  ret i32 %res
}
declare spir_func i32 @_Z18__spirv_AtomicLoadPU3AS4iii(i32 addrspace(4)*, i32, i32)

define spir_func i32 @spirv_atomic_load(i32 addrspace(4)* %ptr) {
  %res = call spir_func i32 @_Z18__spirv_AtomicLoadPU3AS4iii(i32 addrspace(4)* %ptr, i32 1, i32 16)
  ret i32 %res
}

declare spir_func void @_Z19__spirv_AtomicStorePU3AS4iiii(i32 addrspace(4)*, i32, i32, i32)

define spir_func void @spirv_atomic_store(i32 addrspace(4)* %ptr) {
  call spir_func void @_Z19__spirv_AtomicStorePU3AS4iiii(i32 addrspace(4)* %ptr, i32 1, i32 4, i32 0)
  ret void
}

; CHECK: define internal spir_func {{(noundef )?}}i32 @_Z18__spirv_AtomicLoadPU3AS4iii
; CHECK: define internal spir_func void @_Z19__spirv_AtomicStorePU3AS4iiii
; CHECK: define internal spir_func {{(noundef )?}}i32 @_Z29__spirv_AtomicCompareExchangePU3AS4iiiiii
; CHECK: define internal spir_func {{(noundef )?}}i32 @_Z33__spirv_AtomicCompareExchangeWeakPU3AS4iiiiii