1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2023 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; REQUIRES: regkeys
;
; RUN: igc_opt --typed-pointers -regkey TestIGCPreCompiledFunctions=1 --platformdg2 --igc-precompiled-import --print-codegencontext -S < %s 2>&1 | FileCheck %s
; ------------------------------------------------
; PreCompiledFuncImport
; ------------------------------------------------
; Verify that slow DP emu functions are not inlined. These are original ones
; just for passing conformance, not for perf.
; CHECK: m_enableSubroutine: 1
define void @dp_add_test(double addrspace(1)* %p, double %a, double %b, double %c) #0 {
entry:
; CHECK-LABEL: @dp_add_test
; CHECK: entry:
; CHECK: [[TMP0:%.*]] = call double @__igcbuiltin_dp_add(double %a, double %b, i32 0, i32 0, i32 0, i32* %DPEmuFlag)
; CHECK: [[TMP1:%.*]] = call double @__igcbuiltin_dp_add(double [[TMP0]], double %c, i32 0, i32 0, i32 0, i32* %DPEmuFlag)
; CHECK: store double [[TMP1]], double addrspace(1)* %p
%add0 = fadd double %a, %b
%add1 = fadd double %add0, %c
store double %add1, double addrspace(1)* %p, align 8
ret void
}
define void @dp_to_int32_test(i32 addrspace(1)* %p, double %a) #0 {
entry:
; CHECK-LABEL: @dp_to_int32_test
; CHECK: entry:
; CHECK: [[TMP0:%.*]] = call i32 @__igcbuiltin_dp_to_int32(double %a, i32 3, i32 0, i32* %DPEmuFlag)
; CHECK: store i32 [[TMP0]], i32 addrspace(1)* %p
%dp_to_i32 = fptosi double %a to i32
store i32 %dp_to_i32, i32 addrspace(1)* %p, align 4
ret void
}
; CHECK: define internal double @__igcbuiltin_dp_add{{.*}}[[ATTR0:#[0-9]+]]
; CHECK: define internal i32 @__igcbuiltin_dp_to_int32{{.*}}[[ATTR0:#[0-9]+]]
; CHECK: attributes [[ATTR0]] = {{{.*}} noinline {{.*}}visaStackCall
|