1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
|
<!---======================= begin_copyright_notice ============================
Copyright (C) 2020-2022 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ==========================-->
## Opcode
BARRIER = 0x59
## Format
## Semantics
```
Barrier synchronization within a thread group.
```
## Description
Performs barrier synchronization for all threads within the same thread group.
The barrier instruction causes the executing thread to wait until all threads
in the same thread group have executed the barrier instruction. Memory
ordering is also guaranteed by this instruction. The behavior is undefined
if this instruction is executed in divergent control flow.
#### Properties
## Text
```
BARRIER
```
## Notes
This instruction may only be used with the thread-group execution model.
|
