1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
<!---======================= begin_copyright_notice ============================
Copyright (C) 2020-2022 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ==========================-->
## Opcode
CACHE_FLUSH = 0x5a
## Format
## Semantics
```
Flush the textural cache.
```
## Description
The texture caches in the sampling engine are flushed.
#### Properties
## Text
```
CACHE_FLUSH
```
## Notes
This message flushes all levels of texture cache, while the fence
instruction's texture flush bit will only ensure that L3 textural cache
is flushed.
|
