1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
|
<!---======================= begin_copyright_notice ============================
Copyright (C) 2020-2022 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ==========================-->
## Opcode
SBARRIER = 0x7c
## Format
| | |
| --- | --- |
| 0x7c(SBARRIER) | Mode |
## Semantics
```
split-phase barrier synchronization within a thread group.
```
## Description
Split-phase barrier. A signal operation notifies the other threads that it has reached the barrier,
while a wait operation waits for other threads to reach the barrier.
- **Mode(ub):**
- Bit[0]: indicates whether this instruction is a barrier signal or wait
- 0b0: wait
- 0b1: signal
#### Properties
## Text
```
SBARRIER.wait // barrier wait
SBARRIER.signal // barrier signal
```
## Notes
This instruction may only be used with the thread-group execution model.
|
