1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#include "../include/BiF_Definitions.cl"
#include "../../Headers/spirv.h"
#include "../IMF/FP32/acosh_s_la.cl"
#if defined(cl_khr_fp64)
#include "../IMF/FP64/acosh_d_la.cl"
#endif // defined(cl_khr_fp64)
float __attribute__((overloadable)) __spirv_ocl_acosh( float x )
{
float result;
if(BIF_FLAG_CTRL_GET(FastRelaxedMath) && (!BIF_FLAG_CTRL_GET(APIRS)))
{
// Implemented as log(x + sqrt(x*x - 1)).
#if 1
// Conformance test checks for NaN, but I don't think we should
// have to handle this case.
if( x < 1.0f )
{
result = __spirv_ocl_nan(0);
}
// Conformance test also checks for this "overflow" case, but
// I don't think we should have to handle it.
else if( x > 1500.0f )
{
result = __spirv_ocl_log(x) + M_LN2_F;
}
else
#endif
{
result = x * x - 1.0f;
result = __spirv_ocl_sqrt( result );
result = x + result;
result = __spirv_ocl_log( result );
}
}
else
{
result = __ocl_svml_acoshf(x);
}
return result;
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARG_LOOP( acosh, float, float, f32 )
#if defined(cl_khr_fp64)
INLINE double __attribute__((overloadable)) __spirv_ocl_acosh( double x )
{
return __ocl_svml_acosh(x);
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARG_LOOP( acosh, double, double, f64 )
#endif // defined(cl_khr_fp64)
#if defined(cl_khr_fp16)
INLINE half __attribute__((overloadable)) __spirv_ocl_acosh( half x )
{
return __spirv_ocl_acosh((float)x);
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARG_LOOP( acosh, half, half, f16 )
#endif // defined(cl_khr_fp16)
|
