1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#ifndef __SPILLCODE_H__
#define __SPILLCODE_H__
#include "GraphColor.h"
#include "common.h"
#include "visa_igc_common_header.h"
#include <vector>
namespace vISA {
class PointsToAnalysis;
class SpillManager {
GlobalRA &gra;
G4_Kernel &kernel;
PointsToAnalysis &pointsToAnalysis;
VarReferences refs;
//
// for creating insts
//
IR_Builder &builder;
//
// the current block
//
unsigned bbId;
//
// spilled live ranges
//
const LIVERANGE_LIST &spilledLRs;
// id for newly created address or flag variables
const uint32_t origTempDclId;
uint32_t tempDclId;
// The number of flag spill store inserted.
unsigned numFlagSpillStore;
// The number of flag spill load inserted.
unsigned numFlagSpillLoad;
unsigned int currCISAOffset = 0;
// store spilled operands that dont need RMW for spills
std::unordered_set<G4_Operand *> noRMWNeeded;
void genRegMov(G4_BB *bb, INST_LIST_ITER it, G4_VarBase *src,
unsigned short sSubRegOff, G4_VarBase *dst, unsigned nRegs,
bool useNoMask);
G4_Declare *createNewSpillLocDeclare(G4_Declare *dcl);
G4_Declare *createNewTempAddrDeclare(G4_Declare *dcl);
G4_Declare *createNewTempFlagDeclare(G4_Declare *dcl);
G4_Declare *createNewTempAddrDeclare(G4_Declare *dcl, uint16_t num_reg);
G4_Declare *createNewTempScalarDeclare(G4_Declare *dcl);
void replaceSpilledDst(G4_BB *bb,
INST_LIST_ITER it, // where new insts will be inserted
G4_INST *inst,
std::vector<G4_Operand *> &operands_analyzed,
std::vector<G4_Declare *> &declares_created);
void replaceSpilledSrc(G4_BB *bb,
INST_LIST_ITER it, // where new insts will be inserted
G4_INST *inst, unsigned i,
std::vector<G4_Operand *> &operands_analyzed,
std::vector<G4_Declare *> &declares_created);
void replaceSpilledPredicate(G4_BB *bb, INST_LIST_ITER it, G4_INST *inst);
void createSpillLocations(const G4_Kernel &kernel);
void updateRMWNeeded();
void replaceSpilledFlagCondMod(G4_BB *bb, INST_LIST_ITER it, G4_INST *inst);
bool checkDefUseDomRel(G4_Operand *dst, G4_BB *defBB);
bool isDominatingDef(G4_Operand *opnd, G4_BB *bb);
public:
SpillManager(GlobalRA &g, const LIVERANGE_LIST &splrs,
uint32_t startTempDclId)
: gra(g), kernel(g.kernel), pointsToAnalysis(g.pointsToAnalysis),
refs(g.kernel), builder(*g.kernel.fg.builder), bbId(UINT_MAX),
spilledLRs(splrs), origTempDclId(startTempDclId) {
tempDclId = startTempDclId;
numFlagSpillStore = numFlagSpillLoad = 0;
}
void insertSpillCode();
bool isAnyNewTempCreated() const { return getNumTempCreated() != 0; }
uint32_t getNumTempCreated() const { return tempDclId - origTempDclId; }
uint32_t getNextTempDclId() const { return tempDclId; }
unsigned getNumFlagSpillStore() const { return numFlagSpillStore; }
unsigned getNumFlagSpillLoad() const { return numFlagSpillLoad; }
};
} // namespace vISA
#endif // __SPILLCODE_H__
|
