File: FrequencyInfo.h

package info (click to toggle)
intel-graphics-compiler2 2.28.4-3
  • links: PTS, VCS
  • area: main
  • in suites:
  • size: 792,656 kB
  • sloc: cpp: 5,761,745; ansic: 466,928; lisp: 312,143; python: 114,790; asm: 44,736; pascal: 10,930; sh: 8,033; perl: 7,914; ml: 3,625; awk: 3,523; yacc: 2,747; javascript: 2,667; lex: 1,898; f90: 1,028; cs: 573; xml: 474; makefile: 344; objc: 162
file content (159 lines) | stat: -rw-r--r-- 4,587 bytes parent folder | download | duplicates (4)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
/*========================== begin_copyright_notice ============================

Copyright (C) 2017-2021 Intel Corporation

SPDX-License-Identifier: MIT

============================= end_copyright_notice ===========================*/

#ifndef __FREQUENCYINFO_H__
#define __FREQUENCYINFO_H__
#include "common/LLVMWarningsPush.hpp"
#include "llvm/Support/ScaledNumber.h"
#include "common/LLVMWarningsPop.hpp"
#include <cstdint>
#include <list>
#include <vector>
#include <unordered_map>

namespace vISA {
class IR_Builder;
class LiveRange;
class LivenessAnalysis;
class GlobalRA;
class G4_Kernel;
class G4_BB;
class G4_INST;
class G4_Label;
class RPE;

class FrequencyInfo {

  typedef enum {
    PGSS_VISA_EMBED = 0x1C,
    PGSS_VISA_COMP = 0x18,
    PGSS_VISA_ENABLE = 0x10,
  } PGSS_STEP_t;

  typedef enum {
    PGSS_VISA_DUMP_TRANS = 0x10,
    PGSS_VISA_DUMP_ANAL = 0x20,
    PGSS_VISA_DUMP_COLOR = 0x40,
    PGSS_VISA_DUMP_THR = 0x80,
    PGSS_VISA_DUMP_NOFREQ = 0x100,
  } PGSS_DUMP_t;

public:
  FrequencyInfo(IR_Builder *builder, G4_Kernel &k);
  void transferFreqToG4Inst(uint64_t digits, int16_t scale);
  void storeStaticFrequencyAsMetadata(G4_INST *i,
                                      llvm::ScaledNumber<uint64_t> curFreq);
  void updateStaticFrequencyForBasicBlock(G4_BB *bb);
  void updateStaticFrequency(
      std::unordered_map<G4_Label *, std::vector<G4_BB *>> &subroutines);
  bool underFreqSpillThreshold(const std::list<vISA::LiveRange *> &spilledLRs,
                               int instNum, unsigned int legacySpillFillCount,
                               bool legacyUnderThreshold);
  void computeFreqSpillCosts(GlobalRA &gra, bool useSplitLLRHeuristic,
                             const RPE *rpe);
  void sortBasedOnFreq(std::vector<LiveRange *> &lrs);
  bool hasFreqMetaData(G4_INST *i);
  void deriveRefFreq(G4_BB *bb);
  void dump() const {}
  void initForRegAlloc(LivenessAnalysis *l);
  void initGRFSpillFillFreq() {
    GRFSpillFillFreq = llvm::ScaledNumber<uint64_t>::getZero();
  };

  bool isProfileEmbeddingEnabled() {
    return (enabledSteps & PGSS_VISA_EMBED) != 0;
  }

  bool isSpillCostComputationEnabled() {
    return (enabledSteps & PGSS_VISA_COMP) != 0;
  }

  bool isFreqBasedSpillSelectionEnabled() {
    return (enabledSteps & PGSS_VISA_ENABLE) != 0;
  }

  bool willDumpLLVMToG4() { return (dumpEnabled & PGSS_VISA_DUMP_TRANS) != 0; }

  bool willDumpSpillCostAnalysis() {
    return (dumpEnabled & PGSS_VISA_DUMP_ANAL) != 0;
  }

  bool willDumpColoringOrder() {
    return (dumpEnabled & PGSS_VISA_DUMP_COLOR) != 0;
  }

  bool willDumpOnSpilThreshold() {
    return (dumpEnabled & PGSS_VISA_DUMP_THR) != 0;
  }

  bool willDumpNoFreqReport() {
    return (dumpEnabled & PGSS_VISA_DUMP_NOFREQ) != 0;
  }

private:
  unsigned dumpEnabled;
  unsigned enabledSteps;
  G4_Kernel &kernel;
  IR_Builder *irb;
  G4_INST *lastInstMarked;
  std::unordered_map<G4_BB *, llvm::ScaledNumber<uint64_t>> BlockFreqInfo;
  std::unordered_map<G4_INST *, G4_INST *> tailInsts;
  std::unordered_map<G4_INST *, llvm::ScaledNumber<uint64_t>> InstFreqInfo;

  llvm::ScaledNumber<uint64_t> freqScale;

  llvm::ScaledNumber<uint64_t> GRFSpillFillFreq;

  LivenessAnalysis *liveAnalysis;
  std::unordered_map<LiveRange *, float> freqSpillCosts;
  std::unordered_map<LiveRange *, llvm::ScaledNumber<uint64_t>> refFreqs;
  std::unordered_map<LiveRange *, unsigned> staticRefCnts;


  llvm::ScaledNumber<uint64_t> getBlockFreqInfo(G4_BB *bb);

  void setBlockFreqInfo(G4_BB *bb, llvm::ScaledNumber<uint64_t> freq) {
    BlockFreqInfo[bb] = freq;
    return;
  };

  float getFreqSpillCost(LiveRange *lr) {
    return freqSpillCosts[lr];
  };
  void setFreqSpillCost(LiveRange *lr, float spillCost) {
    freqSpillCosts[lr] = spillCost;
    return;
  };

  llvm::ScaledNumber<uint64_t> getRefFreq(LiveRange *lr) {
    return refFreqs[lr];
  };

  void setRefFreq(LiveRange *lr, llvm::ScaledNumber<uint64_t> refFreq) {
    refFreqs[lr] = refFreq;
    return;
  };
  void addupRefFreq(LiveRange *lr, llvm::ScaledNumber<uint64_t> refFreq) {
    if (refFreqs.find(lr) == refFreqs.end())
      refFreqs[lr] = llvm::ScaledNumber<uint64_t>::getZero();
    refFreqs[lr] += refFreq;

    if (willDumpOnSpilThreshold() || willDumpSpillCostAnalysis()) {
      if (staticRefCnts.find(lr) == staticRefCnts.end())
        staticRefCnts[lr] = 0;
      staticRefCnts[lr] += 1;
    }

    return;
  };

  unsigned getStaticRefCnt(LiveRange* lr) { return staticRefCnts[lr];}
  llvm::ScaledNumber<uint64_t> getFreqInfoFromInst(G4_INST *inst);
};
} // namespace vISA
#endif