1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2021 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#include "../include/BiF_Definitions.cl"
#include "../../Headers/spirv.h"
INLINE float __attribute__((overloadable)) __spirv_ocl_sign( float x )
{
float result = x;
result = ( x > 0.0f ) ? 1.0f : result;
result = ( x < 0.0f ) ? -1.0f : result;
result = __intel_relaxed_isnan(x) ? 0.0f : result;
return result ;
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARGS( sign, float, float, f32 )
#if defined(cl_khr_fp64)
INLINE double __attribute__((overloadable)) __spirv_ocl_sign( double x )
{
double result = x;
result = ( x > 0.0 ) ? 1.0 : result;
result = ( x < 0.0 ) ? -1.0 : result;
result = __intel_relaxed_isnan(x) ? 0.0 : result;
return result ;
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARGS( sign, double, double, f64 )
#endif // defined(cl_khr_fp64)
#if defined(cl_khr_fp16)
INLINE half __attribute__((overloadable)) __spirv_ocl_sign( half x )
{
half result = x;
result = ( x > (half)0.0f ) ? (half) 1.0f : result;
result = ( x < (half)0.0f ) ? (half)-1.0f : result;
result = __intel_relaxed_isnan(x) ? (half)0.0f : result;
return result ;
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARGS( sign, half, half, f16 )
#endif // defined(cl_khr_fp16)
#if defined(IGC_SPV_INTEL_bfloat16_arithmetic)
INLINE bfloat __attribute__((overloadable)) __spirv_ocl_sign( bfloat x )
{
bfloat result = x;
result = ( x > (bfloat)0.0f ) ? (bfloat) 1.0f : result;
result = ( x < (bfloat)0.0f ) ? (bfloat)-1.0f : result;
result = __intel_relaxed_isnan(x) ? (bfloat)0.0f : result;
return result ;
}
GENERATE_SPIRV_OCL_VECTOR_FUNCTIONS_1ARGS( sign, bfloat, bfloat, )
#endif // defined(IGC_SPV_INTEL_bfloat16_arithmetic)
|
