1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
|
;=========================== begin_copyright_notice ============================
;
; Copyright (C) 2021-2025 Intel Corporation
;
; SPDX-License-Identifier: MIT
;
;============================ end_copyright_notice =============================
; RUN: %opt_legacy_typed %use_old_pass_manager% -GenXTranslateSPIRVBuiltins \
; RUN: -vc-spirv-builtins-bif-path=%VC_SPIRV_BIF_TYPED_PTRS% -march=genx64 -mcpu=Xe2 \
; RUN: -S < %s | FileCheck %s
; RUN: %opt_legacy_opaque %use_old_pass_manager% -GenXTranslateSPIRVBuiltins \
; RUN: -vc-spirv-builtins-bif-path=%VC_SPIRV_BIF_OPAQUE_PTRS% -march=genx64 -mcpu=Xe2 \
; RUN: -S < %s | FileCheck %s
; RUN: %opt_new_pm_typed -passes=GenXTranslateSPIRVBuiltins \
; RUN: -vc-spirv-builtins-bif-path=%VC_SPIRV_BIF_TYPED_PTRS% -march=genx64 -mcpu=Xe2 \
; RUN: -S < %s | FileCheck %s
; RUN: %opt_new_pm_opaque -passes=GenXTranslateSPIRVBuiltins \
; RUN: -vc-spirv-builtins-bif-path=%VC_SPIRV_BIF_OPAQUE_PTRS% -march=genx64 -mcpu=Xe2 \
; RUN: -S < %s | FileCheck %s
target datalayout = "e-p:64:64-i64:64-n8:16:32"
; COM: datalayout should stay the same
; CHECK: target datalayout = "e-p:64:64-i64:64-n8:16:32"
declare spir_func <16 x double> @_Z15__spirv_ocl_logDv16_d(<16 x double>)
define spir_func <16 x double> @spirv_log_vec_dbl(<16 x double> %arg) {
%res = call spir_func <16 x double> @_Z15__spirv_ocl_logDv16_d(<16 x double> %arg)
ret <16 x double> %res
}
declare spir_func <16 x double> @_Z17__spirv_ocl_log10Dv16_d(<16 x double>)
define spir_func <16 x double> @spirv_log10_vec_dbl(<16 x double> %arg) {
%res = call spir_func <16 x double> @_Z17__spirv_ocl_log10Dv16_d(<16 x double> %arg)
ret <16 x double> %res
}
declare spir_func <16 x double> @_Z18__spirv_ocl_sincosDv16_dPS_(<16 x double>, <16 x double>*)
define spir_func <16 x double> @spirv_sincos_vec_dbl(<16 x double> %arg1, <16 x double>* %arg2) {
%res = call spir_func <16 x double> @_Z18__spirv_ocl_sincosDv16_dPS_(<16 x double> %arg1, <16 x double>* %arg2)
ret <16 x double> %res
}
declare spir_func <2 x float> @_Z23__spirv_ocl_native_log2Dv2_f(<2 x float>);
define spir_func <2 x float> @spirv_native_log2_vector_dbl(<2 x float> %f) {
%res = call spir_func <2 x float> @_Z23__spirv_ocl_native_log2Dv2_f(<2 x float> %f)
ret <2 x float> %res
}
; COM: FIXME: Not much to check there. Remove the case once the switch is done.
; CHECK-NOT: call spir_func <16 x double> @__builtin_spirv_OpenCL_log_v16f64
; COM: FIXME: Not much to check there. Remove the case once the switch is done.
; CHECK-NOT: call spir_func <16 x double> @__builtin_spirv_OpenCL_log10_v16f64
; COM: FIXME: Not much to check there. Remove the case once the switch is done.
; CHECK-NOT: call spir_func <16 x double> @__builtin_spirv_OpenCL_sincos_v16f64_p0v16f64
|
