1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926
|
/*========================== begin_copyright_notice ============================
Copyright (C) 2017-2025 Intel Corporation
SPDX-License-Identifier: MIT
============================= end_copyright_notice ===========================*/
#ifndef COMMON_ISA_OPCODE_INCLUDED
#define COMMON_ISA_OPCODE_INCLUDED
namespace vISA {
class G4_Operand;
class G4_Declare;
} // namespace vISA
#include "Assertions.h"
#include "IsaDescription.h"
#include "common.h"
#include "visa_igc_common_header.h"
#include <algorithm>
#include <cctype>
#include <string>
/*
* Constant literals for the common ISA
*
*/
#define COMMON_ISA_MAGIC_NUM 0x41534943
#define COMMON_ISA_MAJOR_VER 4
#define COMMON_ISA_MINOR_VER 1
#define COMMON_ISA_MAX_NUM_SAMPLERS 32
// V0-V31 are reserved
#define COMMON_ISA_NUM_PREDEFINED_VAR_VER_3 32
// reserve p0 for the case of no predication
#define COMMON_ISA_NUM_PREDEFINED_PRED 1
// Reserve T0-T5 as special surfaces
#define COMMON_ISA_NUM_PREDEFINED_SURF_VER_3_1 6
enum Common_ISA_Var_Class {
GENERAL_VAR,
ADDRESS_VAR,
PREDICATE_VAR,
SAMPLER_VAR,
SURFACE_VAR,
LABEL_VAR,
NUM_VAR_CLASS
};
enum Common_ISA_Input_Class {
INPUT_GENERAL = 0x0,
INPUT_SAMPLER = 0x1,
INPUT_SURFACE = 0x2,
INPUT_UNKNOWN
};
enum Common_ISA_Implicit_Input_Kind {
INPUT_EXPLICIT = 0x0,
LOCAL_SIZE = 0x1,
GROUP_COUNT = 0x2,
LOCAL_ID = 0x3,
PSEUDO_INPUT = 0x10,
IMPLICIT_INPUT_COUNT = 0x5
};
extern const char *implictKindStrings[IMPLICIT_INPUT_COUNT];
extern const int implictKindValues[IMPLICIT_INPUT_COUNT];
enum Common_ISA_Operand_Class {
OPERAND_GENERAL = 0x0,
OPERAND_ADDRESS = 0x1,
OPERAND_PREDICATE = 0x2,
OPERAND_INDIRECT = 0x3,
OPERAND_ADDRESSOF = 0x4,
OPERAND_IMMEDIATE = 0x5,
OPERAND_STATE = 0x6,
NUM_OPERAND_CLASS
};
enum Common_ISA_Region_Val {
REGION_NULL = 0x0,
REGION_0 = 0x1,
REGION_1 = 0x2,
REGION_2 = 0x3,
REGION_4 = 0x4,
REGION_8 = 0x5,
REGION_16 = 0x6,
REGION_32 = 0x7,
NUM_REGION = 0x8
};
extern const char *Rel_op_str[ISA_CMP_UNDEF + 1];
extern const char *media_ld_mod_str[MEDIA_LD_Mod_NUM];
extern const char *lfsrFuncCtrl[];
extern const char *dnsclConvertType[];
extern const char *dnsclMode[];
extern const char *dnsclRndMode[];
// media store inst modifiers
enum MEDIA_ST_mod {
MEDIA_ST_nomod = 0x0,
MEDIA_ST_reserved = 0x1,
MEDIA_ST_top = 0x2,
MEDIA_ST_bottom = 0x3,
MEDIA_ST_Mod_NUM
};
extern const char *sampler_channel_output_str[4];
extern const char *vme_op_mode_str[VME_OP_MODE_NUM];
extern const char *emask_str[];
enum Common_ISA_State_Opnd_Class {
NOT_A_STATE_OPND = -1,
STATE_OPND_SURFACE = 0,
STATE_OPND_SAMPLER,
STATE_OPND_NUM
};
/*
* Pseudo-strcutures describing the format of the symbol tables and kernel
* metadata in the common ISA
*/
struct attribute_info_t {
uint32_t nameIndex;
unsigned char size;
bool isInt;
union {
int intVal;
const char *stringVal;
} value;
int getSizeInBinary() const;
};
struct var_info_t {
uint32_t name_index;
unsigned char bit_properties;
unsigned short num_elements;
uint32_t alias_index;
unsigned short alias_offset;
unsigned char alias_scope_specifier;
unsigned char attribute_capacity;
unsigned char attribute_count;
attribute_info_t *attributes;
vISA::G4_Declare *dcl; // ToDo: remove this, vISA variables should not have
// access to internal Gen declares
VISA_Type getType() const { return (VISA_Type)(bit_properties & 0xF); }
VISA_Align getAlignment() const {
VISA_Align alignment = (VISA_Align)((bit_properties >> 4) & 0xF);
vASSERT(alignment <= ALIGN_TOTAL_NUM);
return alignment;
}
VISA_Align getTypeAlignment(unsigned grfSize) const {
VISA_Align typeAlign = ALIGN_WORD;
if (getSize() >= grfSize) {
typeAlign = grfSize == 64 ? ALIGN_32WORD : ALIGN_HWORD;
} else {
switch (CISATypeTable[getType()].typeSize) {
case 4:
typeAlign = ALIGN_DWORD;
break;
case 8:
typeAlign = ALIGN_QWORD;
break;
default:
// nothing for other types
break;
}
}
return typeAlign;
}
unsigned int getSize() const {
return num_elements * CISATypeTable[getType()].typeSize;
}
int getSizeInBinary() const;
};
struct addr_info_t {
uint32_t name_index;
unsigned short num_elements;
unsigned char attribute_capacity;
unsigned char attribute_count;
attribute_info_t *attributes;
vISA::G4_Declare *dcl;
int getSizeInBinary() const;
};
struct pred_info_t {
uint32_t name_index;
unsigned short num_elements;
unsigned char attribute_capacity;
unsigned char attribute_count;
attribute_info_t *attributes;
vISA::G4_Declare *dcl;
int getSizeInBinary() const;
};
struct label_info_t {
uint32_t name_index;
unsigned char kind;
unsigned char attribute_capacity;
unsigned char attribute_count;
attribute_info_t *attributes;
int getSizeInBinary() const;
};
struct state_info_t {
uint32_t name_index;
unsigned short num_elements;
unsigned char attribute_capacity;
unsigned char attribute_count;
attribute_info_t *attributes;
vISA::G4_Declare *dcl;
int getSizeInBinary() const;
};
struct input_info_t {
// bits 0-2, category kind
// bits 3-7, implicit argument kind
// 0x00 explicit (default)
// 0x01 local size (3 x ud)
// 0x02 group count (3 x ud)
// 0x03 local id (3 x ud)
// 0x10 pseudo_input
// others, reserved.
uint8_t kind;
uint32_t index;
short offset;
unsigned short size;
vISA::G4_Declare *dcl;
inline Common_ISA_Input_Class getInputClass() const {
return (Common_ISA_Input_Class)(kind & 0x7);
}
/// Get/set the implicit input kind.
void setImplicitKind(uint8_t k) { kind = (kind & 0x7) | (k << 3); }
uint8_t getImplicitKind() const { return kind >> 3; }
static bool isPseudoInput(uint8_t kind) { return kind == PSEUDO_INPUT; }
bool isPseudoInput() const { return isPseudoInput(getImplicitKind()); }
static std::string getImplicitKindString(uint16_t kind) {
std::string kindString = ".implicit_";
if (kind == PSEUDO_INPUT) {
kindString.append(implictKindStrings[4]);
} else if (kind >= IMPLICIT_INPUT_COUNT) {
kindString.append("UNDEFINED_");
kindString.append(std::to_string(kind));
} else {
kindString.append(implictKindStrings[kind]);
}
return kindString;
}
std::string getImplicitKindString() const {
uint32_t kind = getImplicitKind();
return getImplicitKindString(kind);
}
int getSizeInBinary() const;
};
struct reloc_sym {
unsigned short symbolic_index;
unsigned short resolved_index;
};
struct reloc_symtab {
unsigned short num_syms;
reloc_sym *reloc_syms;
};
struct gen_binary_info {
unsigned char platform;
unsigned int binary_offset;
unsigned int binary_size;
};
// Used for vISA binary only.
struct kernel_info_t {
unsigned short name_len;
char *name;
unsigned int offset;
unsigned int size;
unsigned int input_offset;
unsigned int binary_offset;
unsigned int binary_size;
reloc_symtab variable_reloc_symtab; // ded, but leave here to avoid breaking
// old vISA binary
reloc_symtab function_reloc_symtab; // ded, but leave here to avoid breaking
// old vISA binary
unsigned char num_gen_binaries;
gen_binary_info *gen_binaries;
// Auxillary data for cisa binary emmission
char *cisa_binary_buffer;
char *genx_binary_buffer;
uint32_t getSizeInBinary() const;
};
// Used for vISA binary only.
struct function_info_t {
unsigned char linkage;
unsigned short name_len;
char *name;
unsigned int offset;
unsigned int size;
reloc_symtab variable_reloc_symtab; // ded, but leave here to avoid breaking
// old vISA binary
reloc_symtab function_reloc_symtab; // ded, but leave here to avoid breaking
// old vISA binary
// Auxillary data
// for cisa binary emmission
char *cisa_binary_buffer;
char *genx_binary_buffer;
uint32_t getSizeInBinary() const;
};
// Used for vISA binary only.
struct common_isa_header {
unsigned int magic_number;
unsigned char major_version;
unsigned char minor_version;
unsigned short num_kernels;
kernel_info_t *kernels;
unsigned short num_filescope_variables;
unsigned short num_functions;
function_info_t *functions;
uint32_t getSizeInBinary() const;
};
// Used for vISA binary only.
struct kernel_format_t {
uint32_t string_count;
const char **strings;
uint32_t name_index;
uint32_t variable_count;
var_info_t *variables;
unsigned short address_count;
addr_info_t *addresses;
unsigned short predicate_count;
pred_info_t *predicates;
unsigned short label_count;
label_info_t *labels;
unsigned char sampler_count;
state_info_t *samplers;
unsigned char surface_count;
state_info_t *surfaces;
unsigned char vme_count; // deprecated and MBZ
uint32_t input_count;
input_info_t *inputs;
unsigned char return_type;
unsigned int size;
unsigned int entry;
unsigned char input_size;
unsigned char return_value_size;
unsigned short attribute_count;
attribute_info_t *attributes;
bool *surface_attrs;
};
struct GenPrecision_Info_t {
GenPrecision Prec;
unsigned int BitSize;
const char *Name;
};
extern GenPrecision_Info_t
GenPrecisionTable[(unsigned int)GenPrecision::TOTAL_NUM];
class print_format_provider_t {
public:
virtual ~print_format_provider_t() {}
virtual uint16_t getMajorVersion() const = 0;
virtual uint16_t getMinorVersion() const = 0;
virtual uint32_t getNameIndex() const = 0;
virtual const char *getString(uint32_t str_id) const = 0;
virtual uint32_t getStringCount() const = 0;
virtual const label_info_t *getLabel(uint32_t label_id) const = 0;
virtual unsigned short getLabelCount() const = 0;
virtual const var_info_t *getPredefVar(unsigned var_id) const = 0;
virtual const var_info_t *getVar(unsigned var_id) const = 0;
virtual uint32_t getVarCount() const = 0;
virtual const attribute_info_t *getAttr(unsigned id) const = 0;
virtual unsigned getAttrCount() const = 0;
virtual const addr_info_t *getAddr(unsigned id) const = 0;
virtual unsigned short getAddrCount() const = 0;
virtual const pred_info_t *getPred(unsigned id) const = 0;
virtual unsigned short getPredCount() const = 0;
virtual const state_info_t *getPredefSurface(unsigned id) const = 0;
virtual const state_info_t *getSurface(unsigned id) const = 0;
virtual unsigned char getSurfaceCount() const = 0;
virtual const state_info_t *getSampler(unsigned id) const = 0;
virtual unsigned char getSamplerCount() const = 0;
virtual const input_info_t *getInput(unsigned id) const = 0;
virtual uint32_t getInputCount() const = 0;
};
struct vector_opnd {
unsigned char tag;
union {
struct {
uint32_t index;
unsigned char row_offset;
unsigned char col_offset;
unsigned short region;
} gen_opnd;
struct {
unsigned short index;
unsigned char offset;
unsigned char width; // it uses the same def for EXEC_SIZE
} addr_opnd;
struct {
unsigned short index;
} pred_opnd;
struct {
unsigned short index;
unsigned char addr_offset;
short indirect_offset;
unsigned char bit_property;
unsigned short region;
} indirect_opnd;
struct {
unsigned short index;
short addr_offset;
} addressof_opnd;
struct {
unsigned char type;
union {
unsigned int ival;
unsigned long long lval;
double dval;
float fval;
} _val;
} const_opnd;
struct {
unsigned char opnd_class;
unsigned short index;
unsigned char offset;
} state_opnd;
} opnd_val;
inline Common_ISA_Operand_Class getOperandClass() const {
return (Common_ISA_Operand_Class)(tag & 0x7);
}
Common_ISA_State_Opnd_Class getStateOpClass() const {
vISA_ASSERT(getOperandClass() == OPERAND_STATE, "state operand expected");
return (Common_ISA_State_Opnd_Class)opnd_val.state_opnd.opnd_class;
}
bool isImmediate() const { return getOperandClass() == OPERAND_IMMEDIATE; }
VISA_Type getImmediateType() const {
vISA_ASSERT(isImmediate(), "immediate constant expected");
VISA_Type type = (VISA_Type)(opnd_val.const_opnd.type & 0xF);
vISA_ASSERT(type < ISA_TYPE_NUM && type != ISA_TYPE_BOOL,
"invalid immediate constant type");
return type;
}
inline VISA_Modifier getOperandModifier() const {
return (VISA_Modifier)((tag >> 3) & 0x7);
}
inline uint32_t getOperandIndex() const {
switch (getOperandClass()) {
case OPERAND_STATE:
return opnd_val.state_opnd.index;
case OPERAND_GENERAL:
return opnd_val.gen_opnd.index;
case OPERAND_ADDRESS:
return opnd_val.addr_opnd.index;
case OPERAND_INDIRECT:
return opnd_val.indirect_opnd.index;
case OPERAND_PREDICATE:
return opnd_val.pred_opnd.index;
case OPERAND_ADDRESSOF:
return opnd_val.addressof_opnd.index;
default:
return 0; /// OPERAND_IMMEDIATE
}
}
int getSizeInBinary() const;
};
struct raw_opnd {
uint32_t index;
unsigned short offset;
std::string toString() const;
};
enum CISA_opnd_type {
CISA_OPND_VECTOR = 0,
CISA_OPND_RAW = 1,
CISA_OPND_OTHER = 2
};
struct CISA_GEN_VAR {
Common_ISA_Var_Class type;
unsigned int index; // index into respective symbol tables
union {
var_info_t genVar;
addr_info_t addrVar;
pred_info_t predVar;
state_info_t stateVar;
label_info_t labelVar;
};
CISA_GEN_VAR(const CISA_GEN_VAR &) = delete;
CISA_GEN_VAR& operator=(const CISA_GEN_VAR&) = delete;
};
// vISA variables share the same implementation, but are distinct types
// at the API level.
// TODO: It may be better to make VISA_GenVar an int instead. This allows us to
// separate vISA variables from G4_declares (right now G4_declare is part of
// CISA_GEN_VAR, which means we must create a copy of CISA_GEN_VAR even if we
// never use vISA IR).
struct VISA_GenVar : CISA_GEN_VAR {};
struct VISA_AddrVar : CISA_GEN_VAR {};
struct VISA_PredVar : CISA_GEN_VAR {};
struct VISA_SamplerVar : CISA_GEN_VAR {};
struct VISA_SurfaceVar : CISA_GEN_VAR {};
// unfortunately vISA binary restricts the max number of predicates to 4K so
// that we could pack pred id + control into 2 bytes. It seemed like a good idea
// at the time but our input programs now regularly exceed it. Since we don't
// want to touch legacy binary format the alternative is to make it work at
// least for vISA assembly.
struct PredicateOpnd {
private:
uint32_t predId;
uint16_t predInBinary; // bit[0:11] - LSB 12bit for pred id, bit[13:14] - pred
// control, bit[15] - pred inverse
public:
PredicateOpnd() : predId(0), predInBinary(0) {}
PredicateOpnd(uint32_t id, uint16_t binaryId)
: predId(id), predInBinary(binaryId) {}
PredicateOpnd(uint32_t id, VISA_PREDICATE_STATE state,
VISA_PREDICATE_CONTROL cntrl) {
predId = id;
predInBinary = (id & 0xFFF) | (cntrl << 13) | (state << 15);
}
uint32_t getId() const { return predId; }
bool isNullPred() const { return predId == 0; }
bool isInverse() const { return predInBinary & 0x8000; }
VISA_PREDICATE_CONTROL getControl() const {
return (VISA_PREDICATE_CONTROL)((predInBinary & 0x6000) >> 13);
}
uint16_t getPredInBinary() const { return predInBinary; }
static constexpr int getPredInBinarySize() { return sizeof(predInBinary); }
static PredicateOpnd getNullPred() { return PredicateOpnd(); }
};
struct VISA_opnd {
CISA_opnd_type opnd_type;
unsigned char tag; // from opnd description tag
unsigned short size; // size of the operand
uint32_t index; // this should be the same value as index in v_opnd
union {
vector_opnd v_opnd;
raw_opnd r_opnd;
unsigned int other_opnd;
} _opnd;
vISA::G4_Operand *g4opnd;
VISA_GenVar *decl;
PredicateOpnd convertToPred() const {
vASSERT(_opnd.v_opnd.getOperandClass() == OPERAND_PREDICATE);
return PredicateOpnd(index, _opnd.v_opnd.opnd_val.pred_opnd.index);
}
};
// vISA operands share the same implementation, but are distinct types
// at the API level.
struct VISA_PredOpnd : VISA_opnd {};
struct VISA_RawOpnd : VISA_opnd {};
struct VISA_VectorOpnd : VISA_opnd {};
struct VISA_LabelOpnd : VISA_opnd {};
struct VISA_StateOpndHandle : VISA_opnd {};
struct CISA_INST {
unsigned char opcode = 0;
unsigned char execsize = 0;
unsigned char modifier = 0; /// Mainly used for media ld/store.
ISA_Inst_Type isa_type = ISA_Inst_Mov; // initialize to 0x0
PredicateOpnd pred;
VISA_opnd **opnd_array = nullptr;
// note that opnd_num does not include predicate and execution mask operands
unsigned opnd_num = 0;
unsigned id = 0;
VISA_Exec_Size getExecSize() const {
return (VISA_Exec_Size)(execsize & 0xF);
}
VISA_EMask_Ctrl getExecMask() const {
return (VISA_EMask_Ctrl)(execsize >> 4);
}
bool isMath() const{
return (opcode == ISA_COS || opcode == ISA_DIV || opcode == ISA_EXP ||
opcode == ISA_INV || opcode == ISA_LOG || opcode == ISA_POW ||
opcode == ISA_RSQRT || opcode == ISA_SIN || opcode == ISA_SQRT ||
opcode == ISA_SIN || opcode == ISA_TANH || opcode == ISA_SIGM);
}
};
extern const char *CISAAtomicOpNames[];
enum GenAtomicOp {
// integer operations
GEN_ATOMIC_CMPWR_2W = 0x0, // AOP_CMPWR_2W
GEN_ATOMIC_AND = 0x1, // AOP_AND
GEN_ATOMIC_OR = 0x2, // AOP_OR
GEN_ATOMIC_XOR = 0x3, // AOP_XOR
GEN_ATOMIC_MOV = 0x4, // AOP_MOV
GEN_ATOMIC_INC = 0x5, // AOP_INC
GEN_ATOMIC_DEC = 0x6, // AOP_DEC
GEN_ATOMIC_ADD = 0x7, // AOP_ADD
GEN_ATOMIC_SUB = 0x8, // AOP_SUB
GEN_ATOMIC_REVSUB = 0x9, // AOP_REVSUB
GEN_ATOMIC_IMAX = 0xa, // AOP_IMAX
GEN_ATOMIC_IMIN = 0xb, // AOP_IMIN
GEN_ATOMIC_UMAX = 0xc, // AOP_UMAX
GEN_ATOMIC_UMIN = 0xd, // AOP_UMIN
GEN_ATOMIC_CMPWR = 0xe, // AOP_CMPWR
GEN_ATOMIC_PREDEC = 0xf, // AOP_PREDEC
// float operations
GEN_ATOMIC_FMAX = 0x1, // FOP_FMAX
GEN_ATOMIC_FMIN = 0x2, // FOP_FMIN
GEN_ATOMIC_FCMPWR = 0x3, // FOP_FCMPWR
GEN_ATOMIC_FADD = 0x4, // FOP_FADD
GEN_ATOMIC_FSUB = 0x5, // FOP_FSUB
GEN7_ATOMIC_UNDEF = 0xFF
};
extern const char *avs_control_str[4];
extern const char *avs_exec_mode[3];
enum PREDEFINED_SURF {
PREDEF_SURF_0 = 254,
PREDEF_SURF_1 = 1,
PREDEF_SURF_2 = 2,
PREDEF_SURF_3 = 3,
PREDEF_SURF_1_OLD = 243,
PREDEF_SURF_2_OLD = 244,
PREDEF_SURF_3_OLD = 245,
PREDEF_SURF_252 = 252, // bindless surfaces
PREDEF_SURF_253 =
253, // this is only used internally and should not be set by the user
PREDEF_SURF_255 = 255
};
struct vISAPreDefinedSurface {
int vISAId; // their id in vISA binary (0-5)
PREDEFINED_SURF genId;
const char *name; // name in vISA asm
};
extern vISAPreDefinedSurface
vISAPreDefSurf[COMMON_ISA_NUM_PREDEFINED_SURF_VER_3_1];
const char *getSampleOp3DName(VISASampler3DSubOpCode opcode,
TARGET_PLATFORM platform);
VISASampler3DSubOpCode getSampleOpFromName(const char *str,
TARGET_PLATFORM platform);
/// ChannelMask - Channel mask used in vISA builder.
/// NOTE: This class is added to discourage developers to directly manipulate
/// the enumeration values. Instead, developers are encouraged to use interfaces
/// provides in this class to access channel mask.
class ChannelMask {
public:
enum Encoding { // ABGR BITCNT
NOMASK = 0x0, // 0000 0
R = 0x1, // 0001 1
G = 0x2, // 0010 1
RG = 0x3, // 0011 2
B = 0x4, // 0100 1
RB = 0x5, // 0101 2
GB = 0x6, // 0110 2
RGB = 0x7, // 0111 3
A = 0x8, // 1000 1
RA = 0x9, // 1001 2
GA = 0xA, // 1010 2
RGA = 0xB, // 1011 3
BA = 0xC, // 1100 2
RBA = 0xD, // 1101 3
GBA = 0xE, // 1110 3
RGBA = 0xF // 1111 4
};
private:
Encoding Value;
static const char *Names[];
static const uint64_t BitCounts = 0x4332322132212110ULL;
ChannelMask(Encoding val) : Value(val) {}
/// needReverseMaskForBinary - Channel mask needs reverse during vISA binary
/// encoding.
static bool needReverseMaskForBinary(ISA_Opcode opc) { return false; }
public:
/// createFromString() - Create channel mask from its string representation.
/// If the given string is not an valid representation, NOMASK is returned
/// and (optional) error is set.
static ChannelMask createFromString(std::string name, int *pError = 0) {
std::transform(name.begin(), name.end(), name.begin(),
[](unsigned char c) { return std::toupper(c); });
for (unsigned i = 1; i < 16; ++i) {
if (name == Names[i]) {
if (pError)
*pError = 0;
return ChannelMask(Encoding(i));
}
}
if (pError)
*pError = 1;
return ChannelMask(NOMASK);
}
/// createFromAPI - Create channel mask from vISA API.
static ChannelMask createFromAPI(VISAChannelMask mask) {
return ChannelMask(Encoding(unsigned(mask)));
}
/// createFromBinary - Create channel mask from vISA binary.
static ChannelMask createFromBinary(ISA_Opcode opc, unsigned mask) {
if (needReverseMaskForBinary(opc))
mask = ~mask;
mask &= 0xF;
return ChannelMask(Encoding(mask));
}
/// createAPIFromBinary - Create channel mask API enumeration from vISA
/// binary. This is helper function to shortcut the translation from vISA
/// binary to vISA API enumeration.
static VISAChannelMask createAPIFromBinary(ISA_Opcode opc, unsigned mask) {
if (needReverseMaskForBinary(opc))
mask = ~mask;
mask &= 0xF;
return ChannelMask(Encoding(mask)).getAPI();
}
/// createFromSingleChannel - Create channel mask from source single channel
/// enumeration.
static ChannelMask createFromSingleChannel(VISASourceSingleChannel single) {
switch (single) {
case VISA_3D_GATHER4_CHANNEL_R:
return ChannelMask(R);
case VISA_3D_GATHER4_CHANNEL_G:
return ChannelMask(G);
case VISA_3D_GATHER4_CHANNEL_B:
return ChannelMask(B);
case VISA_3D_GATHER4_CHANNEL_A:
return ChannelMask(A);
}
return ChannelMask(NOMASK);
}
/// getName - Get the specified channel mask's string representation.
const char *getString() const { return Names[unsigned(Value)]; }
/// getAPI - Get enumeration value defined in vISA API.
VISAChannelMask getAPI() const { return VISAChannelMask(unsigned(Value)); }
VISASourceSingleChannel convertToSrcChannel() const {
switch (Value) {
case R:
return VISA_3D_GATHER4_CHANNEL_R;
case G:
return VISA_3D_GATHER4_CHANNEL_G;
case B:
return VISA_3D_GATHER4_CHANNEL_B;
case A:
return VISA_3D_GATHER4_CHANNEL_A;
default:
vISA_ASSERT_UNREACHABLE("can't be converted to single channel");
return VISA_3D_GATHER4_CHANNEL_R;
}
}
/// getBinary() - Get vISA binary encoding.
/// NOTE getBinary() is different from getHWEncoding() and should be only
/// used to dump vISA binary.
VISAChannelMask getBinary(ISA_Opcode opc) const {
unsigned mask = unsigned(Value);
if (needReverseMaskForBinary(opc))
mask = ~mask;
mask &= 0xF;
return VISAChannelMask(mask);
}
unsigned getBinary(ISA_Opcode opc, CHANNEL_OUTPUT_FORMAT out) const {
unsigned mask = unsigned(Value);
if (needReverseMaskForBinary(opc)) {
mask = ~mask;
}
mask &= 0xF;
if (opc != ISA_SAMPLE_UNORM) {
return VISAChannelMask(mask);
}
return VISAChannelMask(mask) | ((out << 4) & 0x30);
}
static unsigned getChannelOutputFormat(uint8_t channelOutput) {
return (unsigned)((channelOutput >> 4) & 0x3);
}
/// getHWEncoding - Get HW encoding of channel mask. HW
/// defines channel mask in negative logic to help remove header when all
/// channels are enabled.
unsigned getHWEncoding(bool invert = true) const {
unsigned encoding = (invert) ? ~unsigned(Value) & 0xF : unsigned(Value) & 0xF;
return encoding;
}
/// getNumChannles - Get number of channels enabled.
unsigned getNumEnabledChannels() const {
return (BitCounts >> (unsigned(Value) * 4)) & 0xF;
}
/// getSingleChannel() - Get the single source channel enumeration. If more
/// than one channels are enabled, only the lowest one is returned, e.g. if R
/// and G are enabled, getSingleChannel() will return
/// VISA_3D_GATHER4_CHANNEL_R only. It's developer's response to ensure only
/// one channel is enabled if ChannelMask is willing to be converted into
/// single source channel.
VISASourceSingleChannel getSingleChannel() const {
unsigned mask = unsigned(Value);
if (mask & unsigned(R))
return VISA_3D_GATHER4_CHANNEL_R;
if (mask & unsigned(G))
return VISA_3D_GATHER4_CHANNEL_G;
if (mask & unsigned(B))
return VISA_3D_GATHER4_CHANNEL_B;
if (mask & unsigned(A))
return VISA_3D_GATHER4_CHANNEL_A;
return VISASourceSingleChannel(~0);
}
/// Comparison operator -
bool operator==(const ChannelMask &other) const {
return Value == other.Value;
}
/// Comparison operator -
bool operator==(Encoding other) const { return Value == other; }
};
struct VISA3DSamplerOp {
VISASampler3DSubOpCode opcode;
bool pixelNullMask;
bool cpsEnable;
bool nonUniformSampler;
template <class T> static VISA3DSamplerOp extractSamplerOp(T val) {
if (std::is_same<T, uint8_t>::value) {
// Bit 0-4: subOpcode
// Bit 5 : pixelNullMask
// Bit 6 : cpsEnable
// Bit 7 : non-uniform sampler
VISA3DSamplerOp op;
op.pixelNullMask = (val & (1 << 5)) != 0;
op.cpsEnable = (val & (1 << 6)) != 0;
op.nonUniformSampler = (val & (1 << 7)) != 0;
// val & 0b00011111
op.opcode = static_cast<VISASampler3DSubOpCode>(val & 0x1F);
return op;
}
// Bit 0-7: subOpcode
// Bit 8 : pixelNullMask
// Bit 9 : cpsEnable
// Bit 10 : non-uniform sampler
VISA3DSamplerOp op;
op.pixelNullMask = (val & (1 << 8)) != 0;
op.cpsEnable = (val & (1 << 9)) != 0;
op.nonUniformSampler = (val & (1 << 10)) != 0;
// val & 0b01111111
op.opcode = static_cast<VISASampler3DSubOpCode>(val & 0xFF);
return op;
}
};
#endif /* COMMON_ISA_OPCODE_INCLUDED */
|