1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
|
/*******************************************************************************
Copyright (c) 2022, Intel Corporation
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:
* Redistributions of source code must retain the above copyright notice,
this list of conditions and the following disclaimer.
* Redistributions in binary form must reproduce the above copyright
notice, this list of conditions and the following disclaimer in the
documentation and/or other materials provided with the distribution.
* Neither the name of Intel Corporation nor the names of its contributors
may be used to endorse or promote products derived from this software
without specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*******************************************************************************/
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#define SSE
#include "intel-ipsec-mb.h"
#include "include/ipsec_ooo_mgr.h"
#include "include/kasumi_interface.h"
#include "include/zuc_internal.h"
#include "include/snow3g.h"
#include "include/gcm.h"
#include "include/chacha20_poly1305.h"
#include "include/snow3g_submit.h"
#include "include/save_xmms.h"
#include "include/des.h"
#include "include/cpu_feature.h"
#include "include/noaesni.h"
#include "include/aesni_emu.h"
#include "include/error.h"
#include "include/arch_sse_type1.h"
#include "include/ooo_mgr_reset.h"
#define SAVE_XMMS save_xmms
#define RESTORE_XMMS restore_xmms
/* JOB API */
#define SUBMIT_JOB submit_job_sse_t1
#define FLUSH_JOB flush_job_sse_t1
#define QUEUE_SIZE queue_size_sse_t1
#define SUBMIT_JOB_NOCHECK submit_job_nocheck_sse_t1
#define GET_NEXT_JOB get_next_job_sse_t1
#define GET_COMPLETED_JOB get_completed_job_sse_t1
#define GET_NEXT_BURST get_next_burst_sse_t1
#define SUBMIT_BURST submit_burst_sse_t1
#define SUBMIT_BURST_NOCHECK submit_burst_nocheck_sse_t1
#define FLUSH_BURST flush_burst_sse_t1
#define SUBMIT_CIPHER_BURST submit_cipher_burst_sse_t1
#define SUBMIT_CIPHER_BURST_NOCHECK submit_cipher_burst_nocheck_sse_t1
#define SUBMIT_HASH_BURST submit_hash_burst_sse_t1
#define SUBMIT_HASH_BURST_NOCHECK submit_hash_burst_nocheck_sse_t1
/* Hash */
#define SUBMIT_JOB_HASH SUBMIT_JOB_HASH_SSE
#define FLUSH_JOB_HASH FLUSH_JOB_HASH_SSE
/* Cipher encrypt / decrypt */
#define SUBMIT_JOB_CIPHER_ENC SUBMIT_JOB_CIPHER_ENC_SSE
#define FLUSH_JOB_CIPHER_ENC FLUSH_JOB_CIPHER_ENC_SSE
#define SUBMIT_JOB_CIPHER_DEC SUBMIT_JOB_CIPHER_DEC_SSE
/* AES-GCM */
#define AES_GCM_DEC_IV_128 aes_gcm_dec_var_iv_128_sse
#define AES_GCM_ENC_IV_128 aes_gcm_enc_var_iv_128_sse
#define AES_GCM_DEC_IV_192 aes_gcm_dec_var_iv_192_sse
#define AES_GCM_ENC_IV_192 aes_gcm_enc_var_iv_192_sse
#define AES_GCM_DEC_IV_256 aes_gcm_dec_var_iv_256_sse
#define AES_GCM_ENC_IV_256 aes_gcm_enc_var_iv_256_sse
#define SUBMIT_JOB_AES_GCM_DEC submit_job_aes_gcm_dec_sse
#define SUBMIT_JOB_AES_GCM_ENC submit_job_aes_gcm_enc_sse
/* AES-CBC */
#define SUBMIT_JOB_AES_CBC_128_ENC submit_job_aes128_enc_sse
#define SUBMIT_JOB_AES_CBC_128_DEC submit_job_aes128_dec_sse
#define FLUSH_JOB_AES_CBC_128_ENC flush_job_aes128_enc_sse
#define SUBMIT_JOB_AES_CBC_192_ENC submit_job_aes192_enc_sse
#define SUBMIT_JOB_AES_CBC_192_DEC submit_job_aes192_dec_sse
#define FLUSH_JOB_AES_CBC_192_ENC flush_job_aes192_enc_sse
#define SUBMIT_JOB_AES_CBC_256_ENC submit_job_aes256_enc_sse
#define SUBMIT_JOB_AES_CBC_256_DEC submit_job_aes256_dec_sse
#define FLUSH_JOB_AES_CBC_256_ENC flush_job_aes256_enc_sse
#define AES_CBC_DEC_128 aes_cbc_dec_128_sse
#define AES_CBC_DEC_192 aes_cbc_dec_192_sse
#define AES_CBC_DEC_256 aes_cbc_dec_256_sse
/* AES-CBCS */
#define SUBMIT_JOB_AES128_CBCS_1_9_ENC submit_job_aes128_cbcs_1_9_enc_sse
#define FLUSH_JOB_AES128_CBCS_1_9_ENC flush_job_aes128_cbcs_1_9_enc_sse
#define SUBMIT_JOB_AES128_CBCS_1_9_DEC submit_job_aes128_cbcs_1_9_dec_sse
#define AES_CBCS_1_9_DEC_128 aes_cbcs_1_9_dec_128_sse
/* AES-ECB */
#define SUBMIT_JOB_AES_ECB_128_ENC submit_job_aes_ecb_128_enc_sse
#define SUBMIT_JOB_AES_ECB_128_DEC submit_job_aes_ecb_128_dec_sse
#define SUBMIT_JOB_AES_ECB_192_ENC submit_job_aes_ecb_192_enc_sse
#define SUBMIT_JOB_AES_ECB_192_DEC submit_job_aes_ecb_192_dec_sse
#define SUBMIT_JOB_AES_ECB_256_ENC submit_job_aes_ecb_256_enc_sse
#define SUBMIT_JOB_AES_ECB_256_DEC submit_job_aes_ecb_256_dec_sse
#define AES_ECB_ENC_128 aes_ecb_enc_128_by4_sse
#define AES_ECB_ENC_192 aes_ecb_enc_192_by4_sse
#define AES_ECB_ENC_256 aes_ecb_enc_256_by4_sse
#define AES_ECB_DEC_128 aes_ecb_dec_128_by4_sse
#define AES_ECB_DEC_192 aes_ecb_dec_192_by4_sse
#define AES_ECB_DEC_256 aes_ecb_dec_256_by4_sse
/* AES-CTR */
#define AES_CTR_128 aes_cntr_128_sse
#define AES_CTR_192 aes_cntr_192_sse
#define AES_CTR_256 aes_cntr_256_sse
#define AES_CTR_128_BIT aes_cntr_bit_128_sse
#define AES_CTR_192_BIT aes_cntr_bit_192_sse
#define AES_CTR_256_BIT aes_cntr_bit_256_sse
/* AES-CCM */
#define AES_CNTR_CCM_128 aes_cntr_ccm_128_sse
#define AES_CNTR_CCM_256 aes_cntr_ccm_256_sse
#define FLUSH_JOB_AES128_CCM_AUTH flush_job_aes128_ccm_auth_sse
#define SUBMIT_JOB_AES128_CCM_AUTH submit_job_aes128_ccm_auth_sse
#define FLUSH_JOB_AES256_CCM_AUTH flush_job_aes256_ccm_auth_sse
#define SUBMIT_JOB_AES256_CCM_AUTH submit_job_aes256_ccm_auth_sse
/* AES-CMAC */
#define FLUSH_JOB_AES128_CMAC_AUTH flush_job_aes128_cmac_auth_sse
#define SUBMIT_JOB_AES128_CMAC_AUTH submit_job_aes128_cmac_auth_sse
#define FLUSH_JOB_AES256_CMAC_AUTH flush_job_aes256_cmac_auth_sse
#define SUBMIT_JOB_AES256_CMAC_AUTH submit_job_aes256_cmac_auth_sse
/* AES-CFB */
#define AES_CFB_128_ONE aes_cfb_128_one_sse
#define AES_CFB_256_ONE aes_cfb_256_one_sse
/* AES-XCBC */
#define SUBMIT_JOB_AES_XCBC submit_job_aes_xcbc_sse
#define FLUSH_JOB_AES_XCBC flush_job_aes_xcbc_sse
/* PON */
#define SUBMIT_JOB_PON_ENC submit_job_pon_enc_sse
#define SUBMIT_JOB_PON_DEC submit_job_pon_dec_sse
#define SUBMIT_JOB_PON_ENC_NO_CTR submit_job_pon_enc_no_ctr_sse
#define SUBMIT_JOB_PON_DEC_NO_CTR submit_job_pon_dec_no_ctr_sse
/* SHA1/224/256/384/512 */
#define SUBMIT_JOB_SHA1 submit_job_sha1_sse
#define FLUSH_JOB_SHA1 flush_job_sha1_sse
#define SUBMIT_JOB_SHA224 submit_job_sha224_sse
#define FLUSH_JOB_SHA224 flush_job_sha224_sse
#define SUBMIT_JOB_SHA256 submit_job_sha256_sse
#define FLUSH_JOB_SHA256 flush_job_sha256_sse
#define SUBMIT_JOB_SHA384 submit_job_sha384_sse
#define FLUSH_JOB_SHA384 flush_job_sha384_sse
#define SUBMIT_JOB_SHA512 submit_job_sha512_sse
#define FLUSH_JOB_SHA512 flush_job_sha512_sse
/* HMAC-SHA1/224/256/384/512/MD5 */
#define SUBMIT_JOB_HMAC submit_job_hmac_sse
#define FLUSH_JOB_HMAC flush_job_hmac_sse
#define SUBMIT_JOB_HMAC_SHA_224 submit_job_hmac_sha_224_sse
#define FLUSH_JOB_HMAC_SHA_224 flush_job_hmac_sha_224_sse
#define SUBMIT_JOB_HMAC_SHA_256 submit_job_hmac_sha_256_sse
#define FLUSH_JOB_HMAC_SHA_256 flush_job_hmac_sha_256_sse
#define SUBMIT_JOB_HMAC_SHA_384 submit_job_hmac_sha_384_sse
#define FLUSH_JOB_HMAC_SHA_384 flush_job_hmac_sha_384_sse
#define SUBMIT_JOB_HMAC_SHA_512 submit_job_hmac_sha_512_sse
#define FLUSH_JOB_HMAC_SHA_512 flush_job_hmac_sha_512_sse
#define SUBMIT_JOB_HMAC_MD5 submit_job_hmac_md5_sse
#define FLUSH_JOB_HMAC_MD5 flush_job_hmac_md5_sse
/* DES & 3DES */
/* - default x86-64 implementation */
/* DES-DOCSIS */
/* - default x86-64 implementation */
/* CHACHA20 & POLY1305 */
#define SUBMIT_JOB_CHACHA20_ENC_DEC submit_job_chacha20_enc_dec_sse
#define SUBMIT_JOB_CHACHA20_POLY1305 aead_chacha20_poly1305_sse
#define SUBMIT_JOB_CHACHA20_POLY1305_SGL aead_chacha20_poly1305_sgl_sse
#define POLY1305_MAC poly1305_mac_scalar
/* ZUC EEA3 & EIA3 */
#define SUBMIT_JOB_ZUC_EEA3 submit_job_zuc_eea3_no_gfni_sse
#define FLUSH_JOB_ZUC_EEA3 flush_job_zuc_eea3_no_gfni_sse
#define SUBMIT_JOB_ZUC_EIA3 submit_job_zuc_eia3_no_gfni_sse
#define FLUSH_JOB_ZUC_EIA3 flush_job_zuc_eia3_no_gfni_sse
#define SUBMIT_JOB_ZUC256_EEA3 submit_job_zuc256_eea3_no_gfni_sse
#define FLUSH_JOB_ZUC256_EEA3 flush_job_zuc256_eea3_no_gfni_sse
#define SUBMIT_JOB_ZUC256_EIA3 submit_job_zuc256_eia3_no_gfni_sse
#define FLUSH_JOB_ZUC256_EIA3 flush_job_zuc256_eia3_no_gfni_sse
/* SNOW-V */
#define SUBMIT_JOB_SNOW_V snow_v_sse
#define SUBMIT_JOB_SNOW_V_AEAD snow_v_aead_init_sse
/* SNOW3G UE2 & UIA2 */
static IMB_JOB *
submit_snow3g_uea2_job_sse(IMB_MGR *state, IMB_JOB *job)
{
MB_MGR_SNOW3G_OOO *snow3g_uea2_ooo = state->snow3g_uea2_ooo;
if ((job->msg_len_to_cipher_in_bits & 7) ||
(job->cipher_start_offset_in_bits & 7))
return def_submit_snow3g_uea2_job(state, job);
return submit_job_snow3g_uea2_sse(snow3g_uea2_ooo, job);
}
static IMB_JOB *
flush_snow3g_uea2_job_sse(IMB_MGR *state)
{
MB_MGR_SNOW3G_OOO *snow3g_uea2_ooo = state->snow3g_uea2_ooo;
return flush_job_snow3g_uea2_sse(snow3g_uea2_ooo);
}
#define SUBMIT_JOB_SNOW3G_UEA2 submit_snow3g_uea2_job_sse
#define FLUSH_JOB_SNOW3G_UEA2 flush_snow3g_uea2_job_sse
#define SUBMIT_JOB_SNOW3G_UIA2 submit_job_snow3g_uia2_sse
#define FLUSH_JOB_SNOW3G_UIA2 flush_job_snow3g_uia2_sse
/* AES-DOCSIS */
#define ETHERNET_FCS ethernet_fcs_sse_local
/* ====================================================================== */
static void reset_ooo_mgrs(IMB_MGR *state)
{
/* Init AES out-of-order fields */
ooo_mgr_aes_reset(state->aes128_ooo, 4);
ooo_mgr_aes_reset(state->aes192_ooo, 4);
ooo_mgr_aes_reset(state->aes256_ooo, 4);
/* DOCSIS SEC BPI uses same settings as AES CBC */
ooo_mgr_docsis_aes_reset(state->docsis128_sec_ooo, 4);
ooo_mgr_docsis_aes_reset(state->docsis128_crc32_sec_ooo, 4);
ooo_mgr_docsis_aes_reset(state->docsis256_sec_ooo, 4);
ooo_mgr_docsis_aes_reset(state->docsis256_crc32_sec_ooo, 4);
/* Init ZUC out-of-order fields */
ooo_mgr_zuc_reset(state->zuc_eea3_ooo, 4);
ooo_mgr_zuc_reset(state->zuc_eia3_ooo, 4);
ooo_mgr_zuc_reset(state->zuc256_eea3_ooo, 4);
ooo_mgr_zuc_reset(state->zuc256_eia3_ooo, 4);
/* Init HMAC/SHA1 out-of-order fields */
ooo_mgr_hmac_sha1_reset(state->hmac_sha_1_ooo, SSE_NUM_SHA1_LANES);
/* Init HMAC/SHA224 out-of-order fields */
ooo_mgr_hmac_sha224_reset(state->hmac_sha_224_ooo,
SSE_NUM_SHA256_LANES);
/* Init HMAC/SHA_256 out-of-order fields */
ooo_mgr_hmac_sha256_reset(state->hmac_sha_256_ooo,
SSE_NUM_SHA256_LANES);
/* Init HMAC/SHA384 out-of-order fields */
ooo_mgr_hmac_sha384_reset(state->hmac_sha_384_ooo,
SSE_NUM_SHA512_LANES);
/* Init HMAC/SHA512 out-of-order fields */
ooo_mgr_hmac_sha512_reset(state->hmac_sha_512_ooo,
SSE_NUM_SHA512_LANES);
/* Init HMAC/MD5 out-of-order fields */
ooo_mgr_hmac_md5_reset(state->hmac_md5_ooo, SSE_NUM_MD5_LANES);
/* Init AES/XCBC OOO fields */
ooo_mgr_aes_xcbc_reset(state->aes_xcbc_ooo, 4);
/* Init AES-CCM auth out-of-order fields */
ooo_mgr_ccm_reset(state->aes_ccm_ooo, 4);
ooo_mgr_ccm_reset(state->aes256_ccm_ooo, 4);
/* Init AES-CMAC auth out-of-order fields */
ooo_mgr_cmac_reset(state->aes_cmac_ooo, 4);
ooo_mgr_cmac_reset(state->aes256_cmac_ooo, 4);
/* Init AES-CBCS out-of-order fields */
ooo_mgr_aes_reset(state->aes128_cbcs_ooo, 4);
/* Init SHA1 out-of-order fields */
ooo_mgr_sha1_reset(state->sha_1_ooo, SSE_NUM_SHA1_LANES);
/* Init SHA224 out-of-order fields */
ooo_mgr_sha256_reset(state->sha_224_ooo, SSE_NUM_SHA256_LANES);
/* Init SHA256 out-of-order fields */
ooo_mgr_sha256_reset(state->sha_256_ooo, SSE_NUM_SHA256_LANES);
/* Init SHA384 out-of-order fields */
ooo_mgr_sha512_reset(state->sha_384_ooo, SSE_NUM_SHA512_LANES);
/* Init SHA512 out-of-order fields */
ooo_mgr_sha512_reset(state->sha_512_ooo, SSE_NUM_SHA512_LANES);
/* Init SNOW3G-UEA out-of-order fields */
ooo_mgr_snow3g_reset(state->snow3g_uea2_ooo, 4);
/* Init SNOW3G-UIA out-of-order fields */
ooo_mgr_snow3g_reset(state->snow3g_uia2_ooo, 4);
}
IMB_DLL_LOCAL void
init_mb_mgr_sse_t1_internal(IMB_MGR *state, const int reset_mgrs)
{
/* Check if CPU flags needed for SSE interface are present */
if ((state->features & IMB_CPUFLAGS_SSE) != IMB_CPUFLAGS_SSE) {
imb_set_errno(state, IMB_ERR_MISSING_CPUFLAGS_INIT_MGR);
return;
}
/* Set architecture for future checks */
state->used_arch = (uint32_t) IMB_ARCH_SSE;
if (reset_mgrs) {
reset_ooo_mgrs(state);
/* Init "in order" components */
state->next_job = 0;
state->earliest_job = -1;
}
/* set handlers */
state->get_next_job = GET_NEXT_JOB;
state->submit_job = SUBMIT_JOB;
state->submit_job_nocheck = SUBMIT_JOB_NOCHECK;
state->get_completed_job = GET_COMPLETED_JOB;
state->flush_job = FLUSH_JOB;
state->queue_size = QUEUE_SIZE;
state->get_next_burst = GET_NEXT_BURST;
state->submit_burst = SUBMIT_BURST;
state->submit_burst_nocheck= SUBMIT_BURST_NOCHECK;
state->flush_burst = FLUSH_BURST;
state->submit_cipher_burst = SUBMIT_CIPHER_BURST;
state->submit_cipher_burst_nocheck = SUBMIT_CIPHER_BURST_NOCHECK;
state->submit_hash_burst = SUBMIT_HASH_BURST;
state->submit_hash_burst_nocheck = SUBMIT_HASH_BURST_NOCHECK;
state->keyexp_128 = aes_keyexp_128_sse;
state->keyexp_192 = aes_keyexp_192_sse;
state->keyexp_256 = aes_keyexp_256_sse;
state->cmac_subkey_gen_128 = aes_cmac_subkey_gen_sse;
state->cmac_subkey_gen_256 = aes_cmac_256_subkey_gen_sse;
state->xcbc_keyexp = aes_xcbc_expand_key_sse;
state->des_key_sched = des_key_schedule;
state->sha1_one_block = sha1_one_block_sse;
state->sha1 = sha1_sse;
state->sha224_one_block = sha224_one_block_sse;
state->sha224 = sha224_sse;
state->sha256_one_block = sha256_one_block_sse;
state->sha256 = sha256_sse;
state->sha384_one_block = sha384_one_block_sse;
state->sha384 = sha384_sse;
state->sha512_one_block = sha512_one_block_sse;
state->sha512 = sha512_sse;
state->md5_one_block = md5_one_block_sse;
state->aes128_cfb_one = aes_cfb_128_one_sse;
state->eea3_1_buffer = zuc_eea3_1_buffer_sse;
state->eea3_4_buffer = zuc_eea3_4_buffer_sse;
state->eea3_n_buffer = zuc_eea3_n_buffer_sse;
state->eia3_n_buffer = zuc_eia3_n_buffer_sse;
state->eia3_1_buffer = zuc_eia3_1_buffer_sse;
state->f8_1_buffer = kasumi_f8_1_buffer_sse;
state->f8_1_buffer_bit = kasumi_f8_1_buffer_bit_sse;
state->f8_2_buffer = kasumi_f8_2_buffer_sse;
state->f8_3_buffer = kasumi_f8_3_buffer_sse;
state->f8_4_buffer = kasumi_f8_4_buffer_sse;
state->f8_n_buffer = kasumi_f8_n_buffer_sse;
state->f9_1_buffer = kasumi_f9_1_buffer_sse;
state->f9_1_buffer_user = kasumi_f9_1_buffer_user_sse;
state->kasumi_init_f8_key_sched = kasumi_init_f8_key_sched_sse;
state->kasumi_init_f9_key_sched = kasumi_init_f9_key_sched_sse;
state->kasumi_key_sched_size = kasumi_key_sched_size_sse;
state->snow3g_f8_1_buffer_bit = snow3g_f8_1_buffer_bit_sse;
state->snow3g_f8_1_buffer = snow3g_f8_1_buffer_sse;
state->snow3g_f8_2_buffer = snow3g_f8_2_buffer_sse;
state->snow3g_f8_4_buffer = snow3g_f8_4_buffer_sse;
state->snow3g_f8_8_buffer = snow3g_f8_8_buffer_sse;
state->snow3g_f8_n_buffer = snow3g_f8_n_buffer_sse;
state->snow3g_f8_8_buffer_multikey = snow3g_f8_8_buffer_multikey_sse;
state->snow3g_f8_n_buffer_multikey = snow3g_f8_n_buffer_multikey_sse;
state->snow3g_f9_1_buffer = snow3g_f9_1_buffer_sse;
state->snow3g_init_key_sched = snow3g_init_key_sched_sse;
state->snow3g_key_sched_size = snow3g_key_sched_size_sse;
state->hec_32 = hec_32_sse;
state->hec_64 = hec_64_sse;
state->crc32_ethernet_fcs = ethernet_fcs_sse;
state->crc16_x25 = crc16_x25_sse;
state->crc32_sctp = crc32_sctp_sse;
state->crc24_lte_a = crc24_lte_a_sse;
state->crc24_lte_b = crc24_lte_b_sse;
state->crc16_fp_data = crc16_fp_data_sse;
state->crc11_fp_header = crc11_fp_header_sse;
state->crc7_fp_header = crc7_fp_header_sse;
state->crc10_iuup_data = crc10_iuup_data_sse;
state->crc6_iuup_header = crc6_iuup_header_sse;
state->crc32_wimax_ofdma_data = crc32_wimax_ofdma_data_sse;
state->crc8_wimax_ofdma_hcs = crc8_wimax_ofdma_hcs_sse;
state->chacha20_poly1305_init = init_chacha20_poly1305_sse;
state->chacha20_poly1305_enc_update = update_enc_chacha20_poly1305_sse;
state->chacha20_poly1305_dec_update = update_dec_chacha20_poly1305_sse;
state->chacha20_poly1305_finalize = finalize_chacha20_poly1305_sse;
state->gcm128_enc = aes_gcm_enc_128_sse;
state->gcm192_enc = aes_gcm_enc_192_sse;
state->gcm256_enc = aes_gcm_enc_256_sse;
state->gcm128_dec = aes_gcm_dec_128_sse;
state->gcm192_dec = aes_gcm_dec_192_sse;
state->gcm256_dec = aes_gcm_dec_256_sse;
state->gcm128_init = aes_gcm_init_128_sse;
state->gcm192_init = aes_gcm_init_192_sse;
state->gcm256_init = aes_gcm_init_256_sse;
state->gcm128_init_var_iv = aes_gcm_init_var_iv_128_sse;
state->gcm192_init_var_iv = aes_gcm_init_var_iv_192_sse;
state->gcm256_init_var_iv = aes_gcm_init_var_iv_256_sse;
state->gcm128_enc_update = aes_gcm_enc_128_update_sse;
state->gcm192_enc_update = aes_gcm_enc_192_update_sse;
state->gcm256_enc_update = aes_gcm_enc_256_update_sse;
state->gcm128_dec_update = aes_gcm_dec_128_update_sse;
state->gcm192_dec_update = aes_gcm_dec_192_update_sse;
state->gcm256_dec_update = aes_gcm_dec_256_update_sse;
state->gcm128_enc_finalize = aes_gcm_enc_128_finalize_sse;
state->gcm192_enc_finalize = aes_gcm_enc_192_finalize_sse;
state->gcm256_enc_finalize = aes_gcm_enc_256_finalize_sse;
state->gcm128_dec_finalize = aes_gcm_dec_128_finalize_sse;
state->gcm192_dec_finalize = aes_gcm_dec_192_finalize_sse;
state->gcm256_dec_finalize = aes_gcm_dec_256_finalize_sse;
state->gcm128_precomp = aes_gcm_precomp_128_sse;
state->gcm192_precomp = aes_gcm_precomp_192_sse;
state->gcm256_precomp = aes_gcm_precomp_256_sse;
state->gcm128_pre = aes_gcm_pre_128_sse;
state->gcm192_pre = aes_gcm_pre_192_sse;
state->gcm256_pre = aes_gcm_pre_256_sse;
state->ghash = ghash_sse;
state->ghash_pre = ghash_pre_sse;
state->gmac128_init = imb_aes_gmac_init_128_sse;
state->gmac192_init = imb_aes_gmac_init_192_sse;
state->gmac256_init = imb_aes_gmac_init_256_sse;
state->gmac128_update = imb_aes_gmac_update_128_sse;
state->gmac192_update = imb_aes_gmac_update_192_sse;
state->gmac256_update = imb_aes_gmac_update_256_sse;
state->gmac128_finalize = imb_aes_gmac_finalize_128_sse;
state->gmac192_finalize = imb_aes_gmac_finalize_192_sse;
state->gmac256_finalize = imb_aes_gmac_finalize_256_sse;
}
#include "mb_mgr_code.h"
|
