1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755
|
/*
* Copyright (c) 2012-2020, Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*/
//!
//! \file renderhal_g9.cpp
//! \brief implementation of Gen9 hardware functions
//! \details Render functions
//!
#include "mos_os.h"
#include "renderhal_legacy.h"
#include "renderhal_g9.h"
#include "mhw_state_heap_g9.h"
#define RENDERHAL_NS_PER_TICK_RENDER_G9 (83.333) // For SKL, 83.333 nano seconds per tick in render engine
#define RENDERHAL_NS_PER_TICK_RENDER_G9LP (52.083) //For BXT, 52.083 nano seconds per tick in render engine
//!
//! \brief GSH settings for G9
//!
const RENDERHAL_STATE_HEAP_SETTINGS g_cRenderHal_State_Heap_Settings_g9 =
{
// Global GSH Allocation parameters
RENDERHAL_SYNC_SIZE, //!< iSyncSize
// Media State Allocation parameters
RENDERHAL_MEDIA_STATES, //!< iMediaStateHeaps - Set by Initialize
RENDERHAL_MEDIA_IDS, //!< iMediaIDs
RENDERHAL_CURBE_SIZE, //!< iCurbeSize
RENDERHAL_SAMPLERS, //!< iSamplers
RENDERHAL_SAMPLERS_AVS_G9, //!< iSamplersAVS
RENDERHAL_SAMPLERS_VA, //!< iSamplersVA
RENDERHAL_KERNEL_COUNT, //!< iKernelCount
RENDERHAL_KERNEL_HEAP, //!< iKernelHeapSize
RENDERHAL_KERNEL_BLOCK_SIZE, //!< iKernelBlockSize
// Media VFE/ID configuration, limits
0, //!< iPerThreadScratchSize
RENDERHAL_MAX_SIP_SIZE, //!< iSipSize
// Surface State Heap Settings
RENDERHAL_SSH_INSTANCES, //!< iSurfaceStateHeaps
RENDERHAL_SSH_BINDING_TABLES, //!< iBindingTables
RENDERHAL_SSH_SURFACE_STATES, //!< iSurfaceStates
RENDERHAL_SSH_SURFACES_PER_BT, //!< iSurfacesPerBT
RENDERHAL_SSH_BINDING_TABLE_ALIGN //!< iBTAlignment
};
const uint32_t g_cLookup_RotationMode_g9[8] =
{
ROTATION_IDENTITY, // 0 - MHW_ROTATION_IDENTITY
ROTATION_90, // 1 - MHW_ROTATION_90
ROTATION_180, // 2 - MHW_ROTATION_180
ROTATION_270, // 3 - MHW_ROTATION_270
ROTATION_IDENTITY, // 4 - MHW_MIRROR_HORIZONTAL
ROTATION_180, // 5 - MHW_MIRROR_VERTICAL
ROTATION_270, // 6 - MHW_ROTATE_90_MIRROR_VERTICAL
ROTATION_90 // 7 - MHW_ROTATE_90_MIRROR_HORIZONTAL
};
//!
//! DSH State Heap settings for G9
//!
const RENDERHAL_DYN_HEAP_SETTINGS g_cRenderHal_DSH_Settings_g9 =
{
0x0080000, // dwDshInitialSize = 512kB
0x0080000, // dwDshSizeIncrement = 512kB
0x8000000, // dwDshMaximumSize = 128MB
0x0040000, // dwIshInitialSize = 256kB
0x0040000, // dwIshSizeIncrement = 256kB
0x0400000, // dwIshMaximumSize = 4MB
16, // iMinMediaStates
1024, // iMaxMediaStates
16, // iMinKernels
1024 // iMaxKernels
};
//!
//! \brief Setup Surface State
//! \details Setup Surface State for Gen9
//! \param PRENDERHAL_INTERFACE pRenderHal
//! [in] Pointer to Hardware Interface Structure
//! \param PRENDERHAL_SURFACE pRenderHalSurface
//! [in] Pointer to Render Hal Surface
//! \param PRENDERHAL_SURFACE_STATE_PARAMS pParams
//! [in] Pointer to Surface State Params
//! \param int32_t *piNumEntries
//! [out] Pointer to Number of Surface State Entries (Num Planes)
//! \param PRENDERHAL_SURFACE_STATE_ENTRY * ppSurfaceEntries
//! [out] Array of Surface State Entries
//! \param PRENDERHAL_OFFSET_OVERRIDE pOffsetOverride
//! [in] Ignored (not used in Gen9)
//! \return MOS_STATUS
//!
MOS_STATUS XRenderHal_Interface_g9::SetupSurfaceState (
PRENDERHAL_INTERFACE pRenderHal,
PRENDERHAL_SURFACE pRenderHalSurface,
PRENDERHAL_SURFACE_STATE_PARAMS pParams,
int32_t *piNumEntries,
PRENDERHAL_SURFACE_STATE_ENTRY *ppSurfaceEntries,
PRENDERHAL_OFFSET_OVERRIDE pOffsetOverride)
{
PRENDERHAL_SURFACE_STATE_ENTRY pSurfaceEntry;
PMOS_PLANE_OFFSET pPlaneOffset;
MHW_SURFACE_STATE_PARAMS SurfStateParams;
PMOS_SURFACE pSurface;
int32_t i;
uint32_t dwPixelsPerSampleUV;
uint32_t dwSurfaceSize;
MOS_STATUS eStatus = MOS_STATUS_UNKNOWN;
//-----------------------------------------
MHW_RENDERHAL_UNUSED(pOffsetOverride);
MHW_RENDERHAL_CHK_NULL(pRenderHal);
MHW_RENDERHAL_CHK_NULL(pRenderHalSurface);
MHW_RENDERHAL_CHK_NULL(pParams);
MHW_RENDERHAL_CHK_NULL(ppSurfaceEntries);
MHW_RENDERHAL_CHK_NULL(pRenderHal->pStateHeap);
MHW_RENDERHAL_CHK_NULL(pRenderHal->pHwSizes);
MHW_RENDERHAL_CHK_NULL(pRenderHal->pMhwStateHeap);
MHW_RENDERHAL_ASSERT(pRenderHalSurface->Rotation >= MHW_ROTATION_IDENTITY &&
pRenderHalSurface->Rotation <= MHW_ROTATE_90_MIRROR_HORIZONTAL);
//-----------------------------------------
dwSurfaceSize = pRenderHal->pHwSizes->dwSizeSurfaceState;
MOS_ZeroMemory(&SurfStateParams, sizeof(SurfStateParams));
// Get the Surface State Entries
MHW_RENDERHAL_CHK_STATUS(pRenderHal->pfnGetSurfaceStateEntries(
pRenderHal,
pRenderHalSurface,
pParams,
piNumEntries,
ppSurfaceEntries));
for (i = 0; i < *piNumEntries; i++)
{
// Pointer to surface state entry for current plane
pSurfaceEntry = ppSurfaceEntries[i];
pSurface = pSurfaceEntry->pSurface;
// Set the Surface State Offset from base of SSH
pSurfaceEntry->dwSurfStateOffset = pRenderHal->pStateHeap->iSurfaceStateOffset + // Offset to Base Of Current Surface State Area
pSurfaceEntry->iSurfStateID * dwSurfaceSize; // Offset to Surface State within the area
// Obtain the Pointer to the Surface state from SSH Buffer
SurfStateParams.pSurfaceState = pSurfaceEntry->pSurfaceState;
SurfStateParams.bUseAdvState = pSurfaceEntry->bAVS;
SurfStateParams.dwWidth = pSurfaceEntry->dwWidth;
SurfStateParams.dwHeight = pSurfaceEntry->dwHeight;
SurfStateParams.dwFormat = pSurfaceEntry->dwFormat;
SurfStateParams.dwPitch = pSurfaceEntry->dwPitch;
SurfStateParams.dwQPitch = pSurfaceEntry->dwQPitch;
SurfStateParams.bTiledSurface = pSurfaceEntry->bTiledSurface;
SurfStateParams.bTileWalk = pSurfaceEntry->bTileWalk;
SurfStateParams.dwCacheabilityControl = pRenderHal->pfnGetSurfaceMemoryObjectControl(pRenderHal, pParams);
SurfStateParams.bCompressionEnabled = pSurface->bIsCompressed;
SurfStateParams.bCompressionMode = (pSurface->CompressionMode == MOS_MMC_VERTICAL) ? 1 : 0;
SurfStateParams.RotationMode = g_cLookup_RotationMode_g9[pRenderHalSurface->Rotation];
if (pSurfaceEntry->bAVS)
{
SurfStateParams.bHalfPitchChroma = pSurfaceEntry->bHalfPitchChroma;
SurfStateParams.bInterleaveChroma = pSurfaceEntry->bInterleaveChroma;
SurfStateParams.UVPixelOffsetUDirection = pSurfaceEntry->DirectionU;
SurfStateParams.UVPixelOffsetVDirection = pSurfaceEntry->DirectionV;
// On SNB+, when VDI Walker is enabled, Input surface width should be 16 pixel aligned
if (pParams->bWidth16Align)
{
SurfStateParams.dwWidth = MOS_ALIGN_CEIL(pSurfaceEntry->dwWidth, 16);
}
if (pSurfaceEntry->YUVPlane == MHW_U_PLANE) // AVS U plane
{
// Lockoffset is the offset from base address of Y plane to the origin of U/V plane.
// So, We can get XOffsetforU by Lockoffset % pSurface->dwPitch, and get YOffsetForU by Lockoffset / pSurface->dwPitch
SurfStateParams.dwXOffsetForU = (uint32_t)pSurface->UPlaneOffset.iLockSurfaceOffset % pSurface->dwPitch;
SurfStateParams.dwYOffsetForU = (uint32_t)pSurface->UPlaneOffset.iLockSurfaceOffset / pSurface->dwPitch;
SurfStateParams.dwXOffsetForV = 0;
SurfStateParams.dwYOffsetForV = 0;
SurfStateParams.iXOffset = pSurface->UPlaneOffset.iXOffset;
SurfStateParams.iYOffset = pSurface->UPlaneOffset.iYOffset;
}
else if (pSurfaceEntry->YUVPlane == MHW_V_PLANE) // AVS V plane
{
SurfStateParams.dwXOffsetForU = 0;
SurfStateParams.dwYOffsetForU = 0;
SurfStateParams.dwXOffsetForV = (uint32_t)pSurface->VPlaneOffset.iLockSurfaceOffset % pSurface->dwPitch;
SurfStateParams.dwYOffsetForV = (uint32_t)pSurface->VPlaneOffset.iLockSurfaceOffset / pSurface->dwPitch;
SurfStateParams.iXOffset = pSurface->VPlaneOffset.iXOffset;
SurfStateParams.iYOffset = pSurface->VPlaneOffset.iYOffset;
}
else // AVS/DNDI Y plane
{
SurfStateParams.dwXOffsetForU = pSurfaceEntry->wUXOffset;
SurfStateParams.dwYOffsetForU = pSurfaceEntry->wUYOffset;
SurfStateParams.dwXOffsetForV = pSurfaceEntry->wVXOffset;
SurfStateParams.dwYOffsetForV = pSurfaceEntry->wVYOffset;
SurfStateParams.iXOffset = 0;
SurfStateParams.iYOffset = pSurface->YPlaneOffset.iYOffset;
}
if (pRenderHalSurface->bInterlacedScaling)
{
SurfStateParams.bVerticalLineStrideOffset = pSurfaceEntry->bVertStrideOffs;
SurfStateParams.bVerticalLineStride = pSurfaceEntry->bVertStride;
}
}
else // 2D/3D Surface (non-AVS)
{
SurfStateParams.SurfaceType3D = (pSurface->dwDepth > 1) ?
GFX3DSTATE_SURFACETYPE_3D :
GFX3DSTATE_SURFACETYPE_2D;
SurfStateParams.dwDepth = MOS_MAX(1, pSurface->dwDepth);
SurfStateParams.bVerticalLineStrideOffset = pSurfaceEntry->bVertStrideOffs;
SurfStateParams.bVerticalLineStride = pSurfaceEntry->bVertStride;
SurfStateParams.bHalfPitchChroma = pSurfaceEntry->bHalfPitchChroma;
// Setup surface g9 surface state
if (pSurfaceEntry->YUVPlane == MHW_U_PLANE ||
pSurfaceEntry->YUVPlane == MHW_V_PLANE)
{
pPlaneOffset = (pSurfaceEntry->YUVPlane == MHW_U_PLANE) ?
&pSurface->UPlaneOffset : &pSurface->VPlaneOffset;
// Get Pixels Per Sample if we use dataport read
if(pParams->bWidthInDword_UV)
{
RenderHal_GetPixelsPerSample(pSurface->Format, &dwPixelsPerSampleUV);
}
else
{
// If the kernel uses sampler - do not change width (it affects coordinates)
dwPixelsPerSampleUV = 1;
}
if(dwPixelsPerSampleUV == 1)
{
SurfStateParams.iXOffset = pPlaneOffset->iXOffset;
}
else
{
SurfStateParams.iXOffset = pPlaneOffset->iXOffset/sizeof(uint32_t);
}
SurfStateParams.iYOffset = pPlaneOffset->iYOffset;
}
else // Y plane
{
pPlaneOffset = &pSurface->YPlaneOffset;
SurfStateParams.iXOffset = pPlaneOffset->iXOffset/sizeof(uint32_t);
SurfStateParams.iYOffset = pPlaneOffset->iYOffset;
if((pSurfaceEntry->YUVPlane == MHW_Y_PLANE) &&
(pSurfaceEntry->dwFormat == MHW_GFX3DSTATE_SURFACEFORMAT_PLANAR_420_8))
{
if (pSurface->Format == Format_YV12)
{
SurfStateParams.bSeperateUVPlane = true;
SurfStateParams.dwXOffsetForU = 0;
SurfStateParams.dwYOffsetForU = pSurface->dwHeight * 2 + pSurface->dwHeight / 2;
SurfStateParams.dwXOffsetForV = 0;
SurfStateParams.dwYOffsetForV = pSurface->dwHeight * 2;
}
else
{
SurfStateParams.bSeperateUVPlane = false;
SurfStateParams.dwXOffsetForU = 0;
SurfStateParams.dwYOffsetForU = (uint32_t)((pSurface->UPlaneOffset.iSurfaceOffset - pSurface->YPlaneOffset.iSurfaceOffset) / pSurface->dwPitch) + pSurface->UPlaneOffset.iYOffset;
SurfStateParams.dwXOffsetForV = 0;
SurfStateParams.dwYOffsetForV = 0;
}
}
}
}
// Call MHW to setup the Surface State Heap entry
MHW_RENDERHAL_CHK_STATUS(pRenderHal->pMhwStateHeap->SetSurfaceStateEntry(&SurfStateParams));
// Setup OS specific states
MHW_RENDERHAL_CHK_STATUS(pRenderHal->pfnSetupSurfaceStatesOs(pRenderHal, pParams, pSurfaceEntry));
}
eStatus = MOS_STATUS_SUCCESS;
finish:
return eStatus;
}
//!
//! \brief Encode SLM Size for Interface Descriptor
//! \details Setup SLM size
//! \param uint32_t SLMSize
//! [in] SLM size in 1K
//! \return encoded output
//!
uint32_t XRenderHal_Interface_g9::EncodeSLMSize(uint32_t SLMSize)
{
uint32_t EncodedValue;
if (SLMSize <= 2)
EncodedValue = SLMSize;
else
{
EncodedValue = 0;
do
{
SLMSize >>= 1;
EncodedValue++;
} while (SLMSize);
}
return EncodedValue;
}
//!
//! \brief Setup Chroma direction for Gen9
//! \details Setup Chroma direction
//! \param PRENDERHAL_INTERFACE pRenderHal
//! [in] Pointer to RenderHal Interface
//! \param PRENDERHAL_SURFACE pRenderHalSurface
//! [in] Pointer to RenderHal Surface
//! \return uint8_t
//!
uint8_t XRenderHal_Interface_g9::SetChromaDirection(
PRENDERHAL_INTERFACE pRenderHal,
PRENDERHAL_SURFACE pRenderHalSurface)
{
MHW_RENDERHAL_UNUSED(pRenderHal);
uint8_t Direction;
MHW_RENDERHAL_ASSERT(pRenderHal);
MHW_RENDERHAL_ASSERT(pRenderHalSurface);
Direction = 0;
if (pRenderHalSurface->ChromaSiting & MHW_CHROMA_SITING_HORZ_CENTER)
{
Direction = CHROMA_SITING_UDIRECTION_CENTER;
}
else
{
Direction = CHROMA_SITING_UDIRECTION_LEFT;
}
// Combined U/V direction together in one uint8_t, 1 bit for U direction, 3 bits for V direction.
Direction = Direction << 3;
if (pRenderHalSurface->pDeinterlaceParams || pRenderHalSurface->bQueryVariance)
{
if ((pRenderHalSurface->SampleType == RENDERHAL_SAMPLE_INTERLEAVED_EVEN_FIRST_BOTTOM_FIELD) ||
(pRenderHalSurface->SampleType == RENDERHAL_SAMPLE_INTERLEAVED_ODD_FIRST_BOTTOM_FIELD))
{
if (pRenderHalSurface->ChromaSiting & MHW_CHROMA_SITING_VERT_TOP)
{
Direction |= CHROMA_SITING_VDIRECTION_1_2;
}
else if (pRenderHalSurface->ChromaSiting & MHW_CHROMA_SITING_VERT_BOTTOM)
{
Direction |= CHROMA_SITING_VDIRECTION_1;
}
else
{
Direction |= CHROMA_SITING_VDIRECTION_3_4;
}
}
else if ((pRenderHalSurface->SampleType == RENDERHAL_SAMPLE_INTERLEAVED_EVEN_FIRST_TOP_FIELD) ||
(pRenderHalSurface->SampleType == RENDERHAL_SAMPLE_INTERLEAVED_ODD_FIRST_TOP_FIELD))
{
if (pRenderHalSurface->ChromaSiting & MHW_CHROMA_SITING_VERT_TOP)
{
Direction |= CHROMA_SITING_VDIRECTION_0;
}
else if (pRenderHalSurface->ChromaSiting & MHW_CHROMA_SITING_VERT_BOTTOM)
{
Direction |= CHROMA_SITING_VDIRECTION_1_2;
}
else
{
Direction |= CHROMA_SITING_VDIRECTION_1_4;
}
}
}
else
{
if (pRenderHalSurface->ChromaSiting & MHW_CHROMA_SITING_VERT_TOP)
{
Direction |= CHROMA_SITING_VDIRECTION_0;
}
else if (pRenderHalSurface->ChromaSiting & MHW_CHROMA_SITING_VERT_BOTTOM)
{
Direction |= CHROMA_SITING_VDIRECTION_1;
}
else
{
Direction |= CHROMA_SITING_VDIRECTION_1_2;
}
}
return Direction;
}
//!
//! \brief Convert To Nano Seconds
//! \details Convert to Nano Seconds
//! \param PRENDERHAL_INTERFACE pRenderHal
//! [in] Pointer to Hardware Interface Structure
//! \param uint64_t iTicks
//! [in] Ticks
//! \param uint64_t *piNs
//! [in] Nano Seconds
//! \return void
//!
void XRenderHal_Interface_g9::ConvertToNanoSeconds(
PRENDERHAL_INTERFACE pRenderHal,
uint64_t iTicks,
uint64_t *piNs)
{
//-----------------------------
MHW_RENDERHAL_UNUSED(pRenderHal);
MHW_RENDERHAL_CHK_NULL_NO_STATUS_RETURN(pRenderHal);
MHW_RENDERHAL_CHK_NULL_NO_STATUS_RETURN(piNs);
//-----------------------------
if (GFX_IS_PRODUCT(pRenderHal->Platform, IGFX_BROXTON))
{
*piNs = (uint64_t)(iTicks * RENDERHAL_NS_PER_TICK_RENDER_G9LP);
}
else
{
*piNs = (uint64_t)(iTicks * RENDERHAL_NS_PER_TICK_RENDER_G9);
}
}
//!
//! \brief Initialize the State Heap Settings per platform
//! \param PRENDERHAL_STATE_HEAP_SETTINGS pSettings
//! [out] Pointer to PRENDERHAL_STATE_HEAP_SETTINGSStructure
//! \return void
//!
void XRenderHal_Interface_g9::InitStateHeapSettings(
PRENDERHAL_INTERFACE pRenderHal)
{
MHW_RENDERHAL_CHK_NULL_NO_STATUS_RETURN(pRenderHal);
// Set State Heap settings for g9
pRenderHal->StateHeapSettings = g_cRenderHal_State_Heap_Settings_g9;
}
//!
//! \brief Initialize the default surface type and advanced surface type per platform
//! \param PRENDERHAL_INTERFACE pRenderHal
//! [out] Pointer to PRENDERHAL_INTERFACE
//! \return void
//!
void XRenderHal_Interface_g9::InitSurfaceTypes(
PRENDERHAL_INTERFACE pRenderHal)
{
MHW_RENDERHAL_CHK_NULL_NO_STATUS_RETURN(pRenderHal);
// Set default / advanced surface types
pRenderHal->SurfaceTypeDefault = RENDERHAL_SURFACE_TYPE_G9;
pRenderHal->SurfaceTypeAdvanced = RENDERHAL_SURFACE_TYPE_ADV_G9;
}
//!
//! \brief Enables L3 cacheing flag and sets related registers/values
//! \param PRENDERHAL_INTERFACE pRenderHal
//! [in] Pointer to Hardware Interface
//! \param pCacheSettings
//! [in] L3 Cache Configurations
//! \return MOS_STATUS
//! MOS_STATUS_SUCCESS if success, else fail reason
//!
MOS_STATUS XRenderHal_Interface_g9::EnableL3Caching(
PRENDERHAL_INTERFACE pRenderHal,
PRENDERHAL_L3_CACHE_SETTINGS pCacheSettings)
{
MOS_STATUS eStatus;
MHW_RENDER_ENGINE_L3_CACHE_SETTINGS mHwL3CacheConfig = {};
PMHW_RENDER_ENGINE_L3_CACHE_SETTINGS pCacheConfig;
MhwRenderInterface *pMhwRender;
PRENDERHAL_INTERFACE_LEGACY pRenderHalLegacy = (PRENDERHAL_INTERFACE_LEGACY)pRenderHal;
MHW_RENDERHAL_CHK_NULL(pRenderHalLegacy);
pMhwRender = pRenderHalLegacy->pMhwRenderInterface;
MHW_RENDERHAL_CHK_NULL(pMhwRender);
if (nullptr == pCacheSettings)
{
MHW_RENDERHAL_CHK_STATUS(pMhwRender->EnableL3Caching(nullptr));
goto finish;
}
// customize the cache config for renderhal and let mhw_render overwrite it
pCacheConfig = &mHwL3CacheConfig;
if (pCacheSettings->bEnableSLM)
pCacheConfig->dwCntlReg = RENDERHAL_L3_CACHE_SLM_CONFIG_CNTLREG_VALUE_G9_RENDERHAL;
else
pCacheConfig->dwCntlReg = RENDERHAL_L3_CACHE_CONFIG_CNTLREG_VALUE_G9_RENDERHAL;
// Override L3 cache configuration
if (pCacheSettings->bOverride)
{
if (pCacheSettings->bCntlRegOverride)
{
pCacheConfig->dwCntlReg = pCacheSettings->dwCntlReg;
}
}
MHW_RENDERHAL_CHK_STATUS(pMhwRender->EnableL3Caching(pCacheConfig));
finish:
return eStatus;
}
//!
//! \brief Get offset and/or pointer to sampler state
//! \details Get offset and/or pointer to sampler state in General State Heap
//! \param PRENDERHAL_INTERFACE pRenderHal
//! [in] Pointer to RenderHal Interface
//! \param int32_t iMediaID
//! [in] Media ID associated with sampler
//! \param int32_t iSamplerID
//! [in] Sampler ID
//! \param uint32_t *pdwSamplerOffset
//! [out] optional; offset of sampler state from GSH base
//! \param void **ppSampler
//! [out] optional; pointer to sampler state in GSH
//! \return MOS_STATUS
//!
MOS_STATUS XRenderHal_Interface_g9::GetSamplerOffsetAndPtr_DSH(
PRENDERHAL_INTERFACE pRenderHal,
int32_t iMediaID,
int32_t iSamplerID,
PMHW_SAMPLER_STATE_PARAM pSamplerParams,
uint32_t *pdwSamplerOffset,
void **ppSampler)
{
PRENDERHAL_STATE_HEAP pStateHeap;
PRENDERHAL_DYNAMIC_STATE pDynamicState;
MOS_STATUS eStatus = MOS_STATUS_SUCCESS;
uint32_t dwSamplerIndirect;
uint32_t dwOffset;
MHW_SAMPLER_TYPE SamplerType;
MHW_RENDERHAL_CHK_NULL(pRenderHal);
MHW_RENDERHAL_CHK_NULL(pRenderHal->pStateHeap);
MHW_RENDERHAL_CHK_NULL(pRenderHal->pStateHeap->pCurMediaState);
MHW_RENDERHAL_CHK_NULL(pRenderHal->pHwSizes);
pStateHeap = pRenderHal->pStateHeap;
pDynamicState = ((PRENDERHAL_MEDIA_STATE_LEGACY)pStateHeap->pCurMediaState)->pDynamicState;
MHW_RENDERHAL_CHK_NULL(pDynamicState);
MHW_RENDERHAL_ASSERT(iMediaID < pDynamicState->MediaID.iCount);
dwOffset = iMediaID * pDynamicState->dwSizeSamplers; // Go to Media ID sampler offset
SamplerType = (pSamplerParams) ? pSamplerParams->SamplerType : MHW_SAMPLER_TYPE_3D;
switch (SamplerType)
{
case MHW_SAMPLER_TYPE_AVS:
MHW_RENDERHAL_ASSERT(iSamplerID < pDynamicState->SamplerAVS.iCount);
dwOffset += pDynamicState->SamplerAVS.dwOffset + // Go to AVS sampler area
iSamplerID * MHW_SAMPLER_STATE_AVS_INC_G9; // 16: size of one element, 128 elements for SKL
break;
case MHW_SAMPLER_TYPE_CONV:
MHW_RENDERHAL_ASSERT(iSamplerID < pDynamicState->SamplerConv.iCount);
dwOffset = pDynamicState->SamplerConv.dwOffset; // Goto Conv sampler base
if ( pSamplerParams->Convolve.ui8ConvolveType == 0 && pSamplerParams->Convolve.skl_mode )
{ // 2D convolve
dwOffset += iSamplerID * MHW_SAMPLER_STATE_CONV_INC_G9; // 16: size of one element, 128 elements for SKL
}
else if ( pSamplerParams->Convolve.ui8ConvolveType == 1 )
{ // 1D convolve
dwOffset += iSamplerID * MHW_SAMPLER_STATE_CONV_1D_INC; // 16: size of one element, 8 elements for SKL
}
else
{ // 1P convolve (same as gen8) and 2D convolve BDW mode
dwOffset += iSamplerID * MHW_SAMPLER_STATE_CONV_INC_LEGACY; // 16: size of one element, 32: 32 entry
}
break;
case MHW_SAMPLER_TYPE_MISC:
MHW_RENDERHAL_ASSERT(iSamplerID < pDynamicState->SamplerMisc.iCount);
dwOffset += pDynamicState->Sampler3D.dwOffset + // Goto sampler base
iSamplerID * MHW_SAMPLER_STATE_VA_INC; // 16: size of one element, 2: 2 entries
break;
case MHW_SAMPLER_TYPE_3D:
case MHW_SAMPLER_TYPE_VME:
default:
MHW_RENDERHAL_ASSERT(iSamplerID < pDynamicState->Sampler3D.iCount);
dwSamplerIndirect = dwOffset;
dwOffset += pDynamicState->Sampler3D.dwOffset + // Go 3D Sampler base
iSamplerID * pRenderHal->pHwSizes->dwSizeSamplerState; // Goto to "samplerID" sampler state
if (pSamplerParams)
{
dwSamplerIndirect += pDynamicState->SamplerInd.dwOffset + // offset to indirect sampler area
iSamplerID * pRenderHal->pHwSizes->dwSizeSamplerIndirectState; // Goto to "samplerID" indirect state
pSamplerParams->Unorm.IndirectStateOffset = dwSamplerIndirect;
}
break;
}
if (pdwSamplerOffset)
{
*pdwSamplerOffset = dwOffset;
}
finish:
return eStatus;
}
//!
//! \brief Initialize the DSH Settings
//! \details Initialize the structure DynamicHeapSettings in pRenderHal
//! \param PRENDERHAL_INTERFACE pRenderHal
//! [in] Pointer to HW interface
//! \return void
//!
void XRenderHal_Interface_g9::InitDynamicHeapSettings(
PRENDERHAL_INTERFACE pRenderHal)
{
PRENDERHAL_INTERFACE_LEGACY pRenderHalLegacy = static_cast<PRENDERHAL_INTERFACE_LEGACY>(pRenderHal);
MHW_RENDERHAL_CHK_NULL_NO_STATUS_RETURN(pRenderHalLegacy);
// Additional Dynamic State Heap settings for g9
pRenderHalLegacy->DynamicHeapSettings = g_cRenderHal_DSH_Settings_g9;
}
//!
//! \brief Set Power Option Status
//! \param [in] pRenderHal
//! Pointer to Hardware Interface
//! \param [in,out] pCmdBuffer
//! Pointer to Command Buffer
//! \return MOS_STATUS
//! MOS_STATUS_SUCCESS if success, else fail reason
//!
MOS_STATUS XRenderHal_Interface_g9::SetPowerOptionStatus(
PRENDERHAL_INTERFACE pRenderHal,
PMOS_COMMAND_BUFFER pCmdBuffer)
{
PMOS_INTERFACE pOsInterface;
MOS_STATUS eStatus;
MEDIA_SYSTEM_INFO *pGtSystemInfo;
MHW_RENDERHAL_CHK_NULL(pRenderHal);
MHW_RENDERHAL_CHK_NULL(pCmdBuffer);
MHW_RENDERHAL_CHK_NULL(pRenderHal->pOsInterface);
eStatus = MOS_STATUS_SUCCESS;
pOsInterface = pRenderHal->pOsInterface;
pGtSystemInfo = pOsInterface->pfnGetGtSystemInfo(pOsInterface);
MHW_RENDERHAL_CHK_NULL(pGtSystemInfo);
// Check if Slice Shutdown can be enabled
if (pRenderHal->bRequestSingleSlice)
{
pCmdBuffer->Attributes.dwNumRequestedEUSlices = 1;
}
else if (pRenderHal->bEUSaturationNoSSD)
{
pCmdBuffer->Attributes.dwNumRequestedEUSlices = 2;
}
if ((pRenderHal->pSkuTable) && MEDIA_IS_SKU(pRenderHal->pSkuTable, FtrSSEUPowerGating))
{
// VP does not request subslice shutdown according to the array VpHalDefaultSSEUTableGxx
if (((pRenderHal->PowerOption.nSlice != 0) || (pRenderHal->PowerOption.nSubSlice != 0) || (pRenderHal->PowerOption.nEU != 0)) &&
((pGtSystemInfo->SliceCount != 0) && (pGtSystemInfo->SubSliceCount != 0)))
{
pCmdBuffer->Attributes.dwNumRequestedEUSlices = MOS_MIN(pRenderHal->PowerOption.nSlice, pGtSystemInfo->SliceCount);
pCmdBuffer->Attributes.dwNumRequestedSubSlices = MOS_MIN(pRenderHal->PowerOption.nSubSlice, (pGtSystemInfo->SubSliceCount / pGtSystemInfo->SliceCount));
pCmdBuffer->Attributes.dwNumRequestedEUs = MOS_MIN(pRenderHal->PowerOption.nEU, (pGtSystemInfo->EUCount / pGtSystemInfo->SubSliceCount));
pCmdBuffer->Attributes.bValidPowerGatingRequest = true;
if (GFX_IS_PRODUCT(pRenderHal->Platform, IGFX_SKYLAKE) && pOsInterface->pfnSetSliceCount)
{
uint32_t sliceCount = pCmdBuffer->Attributes.dwNumRequestedEUSlices;
pOsInterface->pfnSetSliceCount(pOsInterface, &sliceCount);
}
}
}
finish:
return eStatus;
}
//!
//! \brief Set L3 cache override config parameters
//! \param [in] pRenderHal
//! Pointer to RenderHal Interface Structure
//! \param [in,out] pCacheSettings
//! Pointer to pCacheSettings
//! \param [in] bEnableSLM
//! Flag to enable SLM
//! \return MOS_STATUS
//! MOS_STATUS_SUCCESS if success. Error code otherwise
//!
MOS_STATUS XRenderHal_Interface_g9::SetCacheOverrideParams(
PRENDERHAL_INTERFACE pRenderHal,
PRENDERHAL_L3_CACHE_SETTINGS pCacheSettings,
bool bEnableSLM)
{
MOS_STATUS eStatus = MOS_STATUS_SUCCESS;
MHW_RENDERHAL_CHK_NULL(pRenderHal);
MHW_RENDERHAL_CHK_NULL(pCacheSettings);
if (bEnableSLM)
{
pCacheSettings->dwCntlReg = RENDERHAL_L3_CACHE_CNTL_REG_SLM_ENABLE_G9;
}
else
{
pCacheSettings->dwCntlReg = RENDERHAL_L3_CACHE_CNTL_REG_SLM_DISABLE_ALL_L3_512K_G9;
}
pCacheSettings->bCntlRegOverride = true;
finish:
return eStatus;
}
//! \brief Get the size of Render Surface State Command
//! \return size_t
//! the size of render surface state command
size_t XRenderHal_Interface_g9::GetSurfaceStateCmdSize()
{
return MOS_ALIGN_CEIL( MOS_MAX(mhw_state_heap_g9_X::RENDER_SURFACE_STATE_CMD::byteSize,
mhw_state_heap_g9_X::MEDIA_SURFACE_STATE_CMD::byteSize), MHW_SURFACE_STATE_ALIGN);
}
|