File: blif02i.v

package info (click to toggle)
iverilog 12.0-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 30,148 kB
  • sloc: cpp: 109,972; ansic: 62,713; yacc: 10,216; sh: 3,470; vhdl: 3,246; perl: 1,814; makefile: 1,774; python: 78; csh: 2
file content (53 lines) | stat: -rw-r--r-- 699 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53

module cmpN
  #(parameter WID = 4)
   (input wire [WID-1:0] A,
    input wire [WID-1:0] B,
    output reg QE, QN, QGT, QGE
    /* */);

   always @(A, B)
     if (A > B)
       QGT = 1;
     else
       QGT = 0;

   always @(A, B)
     if (A >= B)
       QGE = 1;
     else
       QGE = 0;

   always @(A, B)
     if (A == B)
       QE = 1;
     else
       QE = 0;

   always @(A, B)
     if (A != B)
       QN = 1;
     else
       QN = 0;


/*
   always @(A, B)
      if (A > B) begin
	 QE = 0;
	 QN = 1;
	 QGT = 1;
	 QGE = 1;
      end else if (A == B) begin
	 QE = 1;
	 QN = 0;
	 QGT = 0;
	 QGE = 1;
      end else begin
	 QE = 0;
	 QN = 1;
	 QGT = 0;
	 QGE = 0;
      end
*/
endmodule // add