File: eqne.v

package info (click to toggle)
iverilog 12.0-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 30,148 kB
  • sloc: cpp: 109,972; ansic: 62,713; yacc: 10,216; sh: 3,470; vhdl: 3,246; perl: 1,814; makefile: 1,774; python: 78; csh: 2
file content (13 lines) | stat: -rw-r--r-- 398 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
8
9
10
11
12
13
 
module eqne(output wire eq1, output wire ne1,
	    output wire eq2, output wire ne2,
	    output wire eq5, output wire ne5,
	    input wire [7:0] x, input wire [7:0] y);

   assign	  eq1 = x[0] == y[0];
   assign	  ne1 = x[0] != y[0];
   assign	  eq2 = x[1:0] == y[1:0];
   assign	  ne2 = x[1:0] != y[1:0];
   assign	  eq5 = x[4:0] == y[4:0];
   assign	  ne5 = x[4:0] != y[4:0];

endmodule // eqne