File: ornor4_tb.v

package info (click to toggle)
iverilog 12.0-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 30,148 kB
  • sloc: cpp: 109,972; ansic: 62,713; yacc: 10,216; sh: 3,470; vhdl: 3,246; perl: 1,814; makefile: 1,774; python: 78; csh: 2
file content (24 lines) | stat: -rw-r--r-- 560 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
module main;

   reg [4:0] val;

   ornor4 dut (.O_OR(o_or), .O_NOR(o_nor),
	       .I0(val[0]), .I1(val[1]), .I2(val[2]), .I3(val[3]));

   initial begin
      for (val = 0 ;  val[4] == 0 ;  val = val+1) begin
	 #1 if (o_or !== |val[3:0]) begin
	    $display("FAILED -- |%b --> %b", val[3:0], o_or);
	    $finish;
	 end

	 if (o_nor !== ~|val[3:0]) begin
	    $display("FAILED -- ~|%b --> %b", val[3:0], o_nor);
	    $finish;
	 end
      end // for (val = 0 ;  val[4] == 0 ;  val = val+1)

      $display("PASSED");
   end // initial begin

endmodule // main