File: constassign.v

package info (click to toggle)
iverilog 12.0-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 30,148 kB
  • sloc: cpp: 109,972; ansic: 62,713; yacc: 10,216; sh: 3,470; vhdl: 3,246; perl: 1,814; makefile: 1,774; python: 78; csh: 2
file content (16 lines) | stat: -rw-r--r-- 239 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
 
// A very simple test to check continuous assignment
// of a constant
module main();
  wire p;

  assign p = 1;

  initial begin
    #1;
    if (p == 1)
      $display("PASSED");
    else
      $display("FAILED");
  end

endmodule // main