File: pr2529315.v

package info (click to toggle)
iverilog 12.0-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 30,148 kB
  • sloc: cpp: 109,972; ansic: 62,713; yacc: 10,216; sh: 3,470; vhdl: 3,246; perl: 1,814; makefile: 1,774; python: 78; csh: 2
file content (16 lines) | stat: -rw-r--r-- 227 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
 
module test (
input		clk_dma,
input		rst_dma_n,

input		wr_valid,
input		wr_trans,
input		wr_flush,

output		wr_ready);

wire   buf_wr_wstrb;

assign buf_wr_wstrb = wr_ready && wr_valid;
assign wr_ready = wr_flush ;

endmodule