File: readout.v

package info (click to toggle)
iverilog 12.0-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 30,148 kB
  • sloc: cpp: 109,972; ansic: 62,713; yacc: 10,216; sh: 3,470; vhdl: 3,246; perl: 1,814; makefile: 1,774; python: 78; csh: 2
file content (32 lines) | stat: -rw-r--r-- 481 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
 
// This causes GHDL to fail with 'port "p" cannot be read'
// since the code generator does not yet identify p as an
// internal signal as well as a port.
module top;
   wire ign;

   a inst(ign);

endmodule // top

module a(p);
   output p;

   b inst(p);

   initial begin
      #1;
      if (p !== 1)
        $display("FAILED -- p !== 1");
      else
        $display("PASSED");
      $finish;
   end

endmodule // a

module b(q);
   output q;

   assign q = 1;

endmodule // b